EEWORLDEEWORLDEEWORLD

Part Number

Search

HEF4520B

Description
4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16
Categorysemiconductor    logic   
File Size104KB,14 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

HEF4520B Overview

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16

HEF4520B Parametric

Parameter NameAttribute value
Number of functions2
Number of terminals16
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage15 V
Minimum supply/operating voltage3 V
Rated supply voltage5 V
Processing package description0.300 INCH, Plastic, SOT38-4, DIP-16
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingNickel Palladium
Terminal locationpair
Packaging MaterialsPlastic/Epoxy
Temperature levelINDUSTRIAL
series4000/14000/40000
Counting directionUP
Load preset inputNONE
Logic IC typebinary counter
Operating modeSYN
Number of digits4
propagation delay TPD220 ns
Trigger typePOSITIVE edge
Max-Min frequency40 MHz
HEF4520B
Dual binary counter
Rev. 6 — 18 November 2011
Product data sheet
1. General description
The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an
active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs
from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous
master reset input (nMR).
The counter advances on either the LOW-to-HIGH transition of the nCP0 input if nCP1 is
HIGH or the HIGH-to-LOW transition of the nCP1 input if nCP0 is LOW. Either nCP0 or
nCP1 may be used as the clock input to the counter while the other clock input may be
used as a clock enable input. Schmitt trigger action makes the clock input highly tolerant
of slower clock rise and fall times. A HIGH on nMR resets the counter (nQ0 to
nQ3 = LOW) independent of nCP0 and nCP1.
It operates over a recommended V
DD
power supply range of 3 V to 15 V referenced to V
SS
(usually ground). Unused inputs must be connected to V
DD
, V
SS
, or another input.
2. Features and benefits
Tolerant of slow clock rise and fall times
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from
40 C
to +85
C
Complies with JEDEC standard JESD 13-B
3. Ordering information
Table 1.
Ordering information
All types operate from
40
C to +85
C.
Type number
HEF4520BP
HEF4520BT
Package
Name
DIP16
SO16
Description
plastic dual in-line package; 16 leads (300 mil)
plastic small outline package; 16 leads; body width 3.9 mm
Version
SOT38-4
SOT109-1

HEF4520B Related Products

HEF4520B HEF4520BP HEF4520BT HEF4520BT-653
Description 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16
Number of functions 2 2 2 2
Number of terminals 16 16 16 16
Maximum operating temperature 85 Cel 85 °C 85 °C 85 Cel
Minimum operating temperature -40 Cel -40 °C -40 °C -40 Cel
Terminal form THROUGH-hole THROUGH-HOLE GULL WING THROUGH-hole
Terminal location pair DUAL DUAL pair
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000
Counting direction UP UP UP UP
Operating mode SYN SYNCHRONOUS SYNCHRONOUS SYN
Number of digits 4 4 4 4
Trigger type POSITIVE edge POSITIVE EDGE POSITIVE EDGE POSITIVE edge
[Amplifier circuit learning] Overview of power amplifier circuit
The main task of various amplifier circuits is to obtain the largest possible unrealistic voltage signal on the load, and their main indicator is the voltage amplification factor. The main task of the...
七月七日晴 Analog electronics
【Work Experience】Open-drain circuit characteristics and applications
In circuit design, we often encounter the concepts of open drain and open collector. The "drain" mentioned in the concept of open drain circuit refers to the drain of MOS FET. Similarly, the "collecto...
clark Analog electronics
Learn Raspberry Pi 3 from the masters
I won't post the unboxing pictures. My PI3 arrived tonight. Since I don't have a keyboard, I installed a system. Just follow the post by @x1816. But there is one thing to note: when you unzip 2016-09-...
RCSN Linux and Android
【Talk about DSP】My years with DSP
After reading the introduction of the event, I learned that DSP is already 30 years old. DSP and I are almost the same age. I have heard about this magical thing since I was an undergraduate. Due to l...
sjl2001 DSP and ARM Processors
Looking for 2450/2451 design and debugging experts
I am developing a product with 2450 for my personal hobby, but when I start it with SD card, there is no communication on DNW on 232. I would like to ask for your help. Please leave your QQ, mobile ph...
spurray Embedded System
Steps to start NIOSII from ECPS
Development software: QuartusII 7.2, Niosii IDE 7.2 1. Customize NIOSII soft core, any level of core can be used, as long as it supports JTAG 2. Add necessary components, such as jtaguart, onchip_mem,...
寒江雪e FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 401  1938  2469  1729  509  9  40  50  35  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号