LP49-SR-9.0M-30E1CC datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> LP49-SR-9.0M-30E1CC

LP49-SR-9.0M-30E1CC: DescriptionSeries - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT PACKAGE-2; CategoryPassive components Crystal/resonator; File Size92KB，6 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

LP49-SR-9.0M-30E1CC Overview

Series - Fundamental Quartz Crystal, 9MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-SR-9.0M-30E1CC Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Pletronics
package instruction	ROHS COMPLIANT PACKAGE-2
Reach Compliance Code	compliant
Other features	AT-CUT CRYSTAL; BULK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	1000 µW
frequency stability	0.0015%
frequency tolerance	30 ppm
JESD-609 code	e3
Manufacturer's serial number	LP49
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	9 MHz
Maximum operating temperature	50 °C
Minimum operating temperature
physical size	L10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance	80 Ω
surface mount	NO
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

LP21 / LP24 / LP49 Series

Low Profile Crystal

February 2010

• The Pletronics’ LP49 Series is a low profile

thru-hole crystal

• Bulk packaging

• 3 MHz to 70 MHz

• HC-49/US

• AT Cut Crystal

LP21 0.082 (2.10mm) high

LP24 0.100 (2.50mm) high

LP49 0.140 (3.56mm) high

Pletronics Inc. certifies this device is in accordance with the

RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following:

Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s

Weight of the Device: 0.62 grams

Moisture Sensitivity Level: 1 As defined in J-STD-020C

Second Level Interconnect code: e1, e2 or e3

Electrical Specification:

Item

Frequency Range

Calibration Frequency Tolerance

Frequency Stability over OTR

Equivalent Series Resistance

(ESR)

Min

Drive Level

Shunt Capacitance

Aging per year

Specified Temperature Range

Storage Temperature Range

(C0)

-5

-40

-55

Max

200

150

120

100

+85

+125

Unit

MHz

ppm

Ohms

ppm

Condition

AT cut

at +25

C + 3

see table on page 3 for

available options

LP49

LP49/LP24

LP49/LP24/LP21

Overtone

Fundamental

3 MHz to 4 MHz

4 MHz to 5 MHz

5 MHz to 6 MHz

6 MHz to 7 MHz

7 MHz to 9 MHz

9 MHz to 10 MHz

10 MHz to 13 MHz

13 MHz to 15 MHz

15 MHz to 27 MHz

27 MHz to 30 MHz

27 MHz to 32 MHz

32 MHz to 50 MHz

50 MHz to 70 MHz

use 10 µW for testing

Pad to Pad capacitance

at +25

C + 3

see table on page 3 for available options

Product information is current as of publication date. The product conforms

to specifications per the terms of the Pletronics limited warranty. Production

processsing does not necessarily include testing of all parameters.

Recommended Resources

Automatically restore the power supply circuit after the low-voltage circuit breaker trips

A simple amplifier 01

The ever-changing sound and light analog controller circuit 06

5A constant voltage/constant current regulated power supply

555 negative dual output circuit

820e computer motherboard circuit diagram_17

The safety design of the distributed drive car won the "TI Cup": [color=#3e3e3e]Take the microcontroller used in the controller of the car as an example. The safety requirements of the microcontroller for the car controller are getting higher and higher. The Hercul...; 莫妮卡 Microcontroller MCU

EEWORLD University Hall----Live Replay: Nexperia's ESD Solutions for Connected Vehicle Applications: Live replay: Nexperia's efficient ESD solutions for connected car applications : https://training.eeworld.com.cn/course/6166...; hi5 Integrated technical exchanges

Monitoring circuit with watchdog, manual reset, push-pull output: ADM8316: [b]ADM8316:SUPERVISORY CIRCUIT WITH WATCHDOG, MANUAL RESET, AND ACTIVE-LOW PUSH-PULL RESET OUTPUT:SUPERVISORY CIRCUIT WITH WATCHDOG, MANUAL RESET, AND ACTIVE-LOW PUSH-PULL RESET OUTPUT[/b] [img]http:/...; dontium ADI Reference Circuit

Write 1 to clear the register: [size=6] Have you seen that the interrupt register is cleared by writing 1 instead of writing 0? What is the reason? Let's talk about it [/size]...; 白丁 FPGA/CPLD

TDA2030 waveform output is wrong: I built a tda2030 circuit, completely according to the DataSheet, but the output waveform is a little strange.The input is a square wave generated by tlc5620DA, but the output waveform (pin 4 of U4) h...; ywfw30 Analog electronics

【Project Outsourcing】Simulation of dual-port RAM devices: Simulate dual-port RAM deviceProject budget:￥ 2,000~4,000 Development cycle: 7 days Project Category: Embedded Bidding requirements:Project tag:Cyclone chip basedProject Description: The CY7C024 chip ...; CSTO项目交易 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components