datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Programmable logic devices> Programmable logic> XCR3512XL-12PQ208Q
PDF
Preview

XCR3512XL-12PQ208Q

Description
EE PLD, 12ns, CMOS, PQFP208, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size93KB，7 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XCR3512XL-12PQ208Q Overview

EE PLD, 12ns, CMOS, PQFP208, PLASTIC, QFP-208

XCR3512XL-12PQ208Q Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeQFP
package instructionPLASTIC, QFP-208
Contacts208
Reach Compliance Codeunknown
JESD-30 codeS-PQFP-G208
JESD-609 codee0
length28 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines180
Number of terminals208
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize0 DEDICATED INPUTS, 180 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)225
Programmable logic typeEE PLD
propagation delay12 ns
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width28 mm

XCR3512XL-12PQ208Q Preview

0
R
XCR3512XL 512 Macrocell
Automotive IQ CPLD
0
14
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
Synopsys, ViewLogic, and Synplicity), using text (ABEL,
VHDL, Verilog) and schematic capture design entry. Design
verification uses industry standard simulators for functional
and timing simulation. Development is supported on per-
sonal computer, Sparc, and HP platforms.
The XCR3512XL-Q features also include industry-stan-
dard, IEEE 1149.1, JTAG interface through which bound-
ary-scan testing and In-System Programming (ISP) and
reprogramming of the device can occur. This device is elec-
trically reprogrammable using industry standard device
programmers.
Features
•
•
•
•
Guaranteed to meet full electrical specifications over T
A
= –40°C to +125°C
Technology: 0.35 µm EEPROM process
Full Boundary Scan Test (IEEE 1149.1) for flexible
in-system device and system testing
Fast programming times in production saves time and
money
- Increases system reliability through reduced device
handling
High-speed pin-to-pin delays of 12 ns (77 MHz)
Slew rate control per output to reduce EMI
100% routable which enables all device resources to
be utilized
Refer to XPLA3 Family data sheet (DS012) for
architecture description
Refer to XCR3512XL data sheet (DS081) for pin
descriptions
•
•
•
•
•
Table 1:
CoolRunner XCR3512XL-Q
XCR3512XL-Q
Macrocells
512
Usable Gates
12,000
Registers
512
F
SYSTEM
(MHz)
77
User I/O (208-pin PQFP)
180
300
270
240
Description
The CoolRunner™ XCR3512XL-Q CPLD Automotive IQ
product is targeted for low power systems that include por-
table, handheld, automotive, and power sensitive applica-
tions. This device includes Fast Zero Power™ (FZP) design
technology that combines low power and high speed. With
this design technique, the XCR3512XL-Q delivers low
standby current without the need for "turbo bits" or other
power down schemes. By replacing conventional sense
amplifier methods for implementing product terms (a tech-
nique that has been used in PLDs since the bipolar era) with
a cascaded chain of pure CMOS gates, the dynamic power
is also substantially lower than any other CPLD. CoolRun-
ner devices are the only TotalCMOS PLDs, as they use both
a CMOS process technology and the patented full CMOS
FZP design technique.
The CoolRunner XCR3512XL-Q employs a full PLA struc-
ture for logic allocation within a functon block. The PLA pro-
vides maximum flexibility and logic density, with superior pin
locking capability, while maintaining deterministic timing.
The CoolRunner XCR3512XL-Q is supported by Web-
PACK™ and WebFITTER™ from Xilinx and industry stan-
dard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor,
Typical ICC (mA)
210
180
150
120
90
60
30
0
20
40
60
80
100
120
Frequency (MHz)
DS081_01_120902
Figure 1:
XCR3512XL Typical I
CC
vs. Frequency at
V
CC
= 3.3V, 25° C
Table 2:
Typical I
CC
vs. Frequency at V
CC
= 3.3V, 25° C
Frequency (MHz)
Typical I
CC
(mA)
0
0.02
1
2.57
10
25.5
20
50.8
40
100.3
60
147.9
80
193.5
100
237.8
120
281.6
© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
www.xilinx.com
1-800-255-7778
1
XCR3512XL 512 Macrocell Automotive IQ CPLD
R
Absolute Maximum Ratings
(1)
Symbol
V
CC
V
I
I
OUT
T
J
T
STR
Parameter
Supply voltage
(2)
relative to GND
Input voltage
(3)
relative to GND
Output current, per pin
Maximum junction temperature
Storage temperature
Min.
–0.5
–0.5
–100
–40
–65
Max.
4.0
5.5
(4)
100
150
150
Unit
V
V
mA
°
C
°
C
Notes:
1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional
operation at these or any other condition above those indicated in the operational and programming specification is not implied.
2. The chip supply voltage must rise monotonically.
3. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the
device pins may undershoot to –2.0V or overshoot to 7.0V, provided this over- or undershoot lasts less than 10 ns and with the
forcing current being limited to 200 mA.
4. External I/O voltage may not exceed V
CC
by 4.0V.
Recommended Operating Conditions
Symbol
T
A
V
CC
V
IL
V
IH
V
O
T
R
T
F
Ambient temperature
Supply voltage
Low-level input voltage
High-level input voltage
Output voltage
Input rise time
Input fall time
Parameter
Min.
–40
3.0
0
2.0
0
-
-
Max.
+125
3.6
0.8
5.5
V
CC
20
20
Unit
°C
V
V
V
V
ns
ns
Quality and Reliability Characteristics
Symbol
T
DR
N
PE
Data retention
Program/erase cycles (Endurance) @ T
A
= 70°C
Parameter
Min
20
10,000
Max
-
-
Units
Years
Cycles
2
www.xilinx.com
1-800-255-7778
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
R
XCR3512XL 512 Macrocell Automotive IQ CPLD
DC Electrical Characteristics Over Recommended Operating Conditions
Symbol
V
OH(1)
V
OL
I
IL(3)
I
IH(3)
I
CCSB
I
CC
C
IN
C
CLK
C
I/O
Parameter
Output High voltage
Output Low voltage
Input leakage current
I/O High-Z leakage current
Standby current
Dynamic current
(4)
Input pin capacitance
(5)
Clock input capacitance
(5)
I/O pin capacitance
(5)
Test Conditions
I
OH
= –500
µA
V
CC
= 3.0V, I
OH
= –8 mA
I
OL
= 8 mA
V
IN
= GND or V
CC
V
IN
= GND or V
CC
V
CC
= 3.6V
f = 1 MHz
f = 50 MHz
f = 1 MHz
f = 1 MHz
f = 1 MHz
Min.
90%V
CC(2)
2.4
-
–10
–10
-
-
-
-
-
-
Max.
-
-
0.4
10
10
10
15
175
8
12
10
Unit
V
V
V
µA
µA
mA
mA
mA
pF
pF
pF
Notes:
1. See
Figure 2
for output drive characteristics of the XPLA3 family.
2. This parameter guaranteed by design and characterization, not by testing.
3. Typical leakage current is less than 1
µA.
4. This parameter measured with a 16-bit, resetable up/down counter loaded into every function block, with all outputs disabled and
unloaded. Inputs are tied to V
CC
or ground. This parameter guaranteed by design and characterization, not testing.
5. Typical values, not tested.
100
90
80
70
60
I
OL
(3.3V)
mA
50
40
30
20
10
0
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
I
OH
(2.7V)
I
OH
(3.3V)
Volts
DS012_10_040402
Figure 2:
Typical I/V Curve for the XPLA3 Family, 3.3V, 25°C
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
www.xilinx.com
1-800-255-7778
3
XCR3512XL 512 Macrocell Automotive IQ CPLD
R
AC Electrical Characteristics Over Recommended Operating Conditions
(1)
-12
Symbol
T
PD1
T
PD2
T
CO
T
SUF
T
SU1(2)
T
SU2
T
H(2)
T
WLH(2)
T
PLH(2)
T
R(2)
T
L(2)
f
SYSTEM(2)
T
CONFIG(2)
T
INIT
T
POE(2)
T
POD(2)
T
PCO(2)
T
PAO(2)
Parameter
Propagation delay time (single p-term)
Propagation delay time (OR array)
Clock to output (global synchronous pin clock)
Setup time (fast input register)
Setup time (single p-term)
Setup time (OR array)
Hold time
Global Clock pulse width (High or Low)
P-term clock pulse width
Input rise time
Input fall time
Maximum system frequency
Configuration time
(3)
ISP initialization time
P-term OE to output enabled
P-term OE to output disabled
(4)
P-term clock to output
P-term set/reset to output valid
Min.
-
-
-
5.0
6.7
7.9
0.0
5.0
7.5
-
-
-
-
-
-
-
-
-
Max.
10.8
12.0
6.9
-
-
-
-
-
-
20.0
20.0
77
200
200
13.0
13.0
12.4
13.0
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
µs
µs
ns
ns
ns
ns
Notes:
1. Specifications measured with one output switching.
2. These parameters guaranteed by design and/or characterization, not testing.
3. Typical current draw during configuration is 3 mA at 3.6V.
4. Output C
L
= 5 pF.
4
www.xilinx.com
1-800-255-7778
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
R
XCR3512XL 512 Macrocell Automotive IQ CPLD
Internal Timing Parameters
(1)
-12
Symbol
Buffer Delays
T
IN
T
FIN
T
GCK
T
OUT
T
EN
T
LDI
T
SUI
T
HI
T
ECSU
T
ECHO
T
COI
T
AOI
T
RAI
T
PTCK
T
LOGI1
T
LOGI2
T
F
T
LOGI3
T
UDA
T
SLEW
Input buffer delay
Fast Input buffer delay
Global Clock buffer delay
Output buffer delay
Output buffer enable/disable delay
-
-
-
-
-
4.0
4.3
1.5
3.8
6.0
ns
ns
ns
ns
ns
Parameter
Min.
Max.
Unit
Internal Register, Product Term, and Combinatorial Delays
Latch transparent delay
Register setup time
Register hold time
Register clock enable setup time
Register clock enable hold time
Register clock to output delay
Register async. S/R to output delay
Register async. recovery
Product term clock delay
Internal logic delay (single p-term)
Internal logic delay (PLA OR term)
-
1.2
0.7
3.0
5.5
-
-
-
-
-
-
2.0
-
-
-
-
1.6
2.2
8.0
3.0
3.0
4.2
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Feedback Delays
ZIA delay
-
6.0
ns
Time Adders
Fold-back NAND delay
Universal delay
Slew rate limited delay
-
-
-
3.0
4.0
6.0
ns
ns
ns
Notes:
1. These parameters guaranteed by design and characterization, not testing.
DS119-5 (v1.1) October 18, 2004
Advance Product Specification
www.xilinx.com
1-800-255-7778
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

50-150MHz overtone oscillator circuit diagram

Application of adjustable voltage regulator W317

Blind man playing drums

Three-phase electric two-speed 2Y/△ connection speed regulating circuit (2)

820e computer motherboard circuit diagram_32

Computer motherboard circuit diagram 440GX_02

Where is the source code of stm32bootloader?
I accidentally overwrote the BOOTLOADER that was originally embedded in the chip. How can I find the source code? I want to find the code and download it....
xefon stm32/stm8
Writing efficient C language
Writing efficient and concise C language code is the goal pursued by many software engineers. This article is to make relevant elaborations on some of the experiences and lessons learned in programmin...
xtss Programming Basics
AVR STUDIO5 Application Error
Has anyone encountered the same problem? I have been working on it for two days and still get the same error. I have reinstalled the software several times and the only thing left is to install the sy...
yangyi1818 Microchip MCU
【Texas Instruments White Paper Download】 SNR boost ADC
SNRboost is a noise shaping technology that can change the spectrum of quantization noise. ADCs with integrated SNRboost can push quantization noise within a certain bandwidth out of the band, thereby...
德州仪器 Analogue and Mixed Signal
Controlling the Microbit Crane with a Raspberry Pi
[size=14px]Reprinted from:[/size][size=14px][url=http://www.makerspace-uk.co.uk/controlling-microbit-crane-raspberry-pi/]http://www. makerspace-uk.co.uk/c ... crane-raspberry-pi/[/url][/size] [img=600...
dcexpert MicroPython Open Source section
! ! ! Is there a driver but no loading when wake up wince 5.0?
Platform wince 5.0 + Samsung 2450 hibernation is possible, but some drivers are not loaded when waking up, such as touch screen, camera, etc. Why is this? Where is the code to control the loading of d...
louislen Embedded System
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. 240-0325-15SCA8J2-18S1
  2. SSCMRRN025MD2A3
  3. T355F685K035AS4700
  4. ABM2-FREQ-08-R080-E-2-T
  5. RNC50H16R5BPB14
  6. XE30-L52G-H-30.000MHZ
  7. ASTMHTA-25-18.432MHZ-ZJ-S
  8. P-1206E2771DBTP
  9. 3296W-1-101
  10. A2547WVF-23P-G30
  11. TR2512F9313P
  12. WJ2EDGVC-5.08-13P

Popular Articles

  1. Pixelworks Visual Display Technology Powers OPPO’s First Foldable Phone Find N
  2. Galaxy S21 FE HD renderings and detailed specifications revealed
  3. Wuhan Xiaoan Technology adopts u-blox M10 high-precision GNSS positioning technology
  4. Xiaomi officially responds to 10 questions including "Xiaomi 11 stable version charges slowly"
  5. Leybold Hi-Tech: Mass production and supply of TFT-Array driver backplane for black and white electronic paper displays
  6. ARM interrupt generation and management
  7. Bit manipulation in embedded systems
  8. 101 ways to use the Tektronix MDO3000 oscilloscope
  9. How to use a multimeter to quickly judge the quality of a three-phase asynchronous AC motor
  10. Characteristics and application analysis of Fluke 355 and 353 digital clamp meters

Technical ResourceMore

  1. Analysis of small signal model of closed-loop flyback switching power supply
  2. Research on photovoltaic grid-connected power regulation system and its control
  3. Relationship between DC side APF main circuit parameters and compensation performance
  4. FPGA-DDS PCB Diagram
  5. Drawing Assistant v1[1].0 cracked version.exe
  6. STM32F0 cannot run user code after Leaving DFU Mode after DFU upgrade
  7. SDC Analysis and Setup
  8. Altium Designer schematic library IC.SCHLIB
  9. Visual Assist X v10.0.1233.0 Cracked
  10. Altium Designer schematic library photounit.SCHLIB

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1820  2601  2496  1505  337  37  53  51  31  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号