Z85C3010CMB datasheet, PDF - EEWORLD Datasheet

Z85C3010CMB: DescriptionSerial I/O Controller, 2 Channel(s), 0.5125MBps, CMOS, CDIP40, SIDE BRAZED, CERDIP-40; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，39 Pages; ManufacturerZilog, Inc.; Websitehttps://www.zilog.com/

Download Datasheet Parametric View All

Z85C3010CMB Overview

Serial I/O Controller, 2 Channel(s), 0.5125MBps, CMOS, CDIP40, SIDE BRAZED, CERDIP-40

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Zilog, Inc.
Parts packaging code	DIP
package instruction	DIP, DIP40,.6
Contacts	40
Reach Compliance Code	unknown
boundary scan	NO
maximum clock frequency	10 MHz
letter of agreement	ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methods	NRZ; NRZI; BIPH-MARK(FM1); BIPH-SPACE(FM0)
Maximum data transfer rate	0.5125 MBps
External data bus width	8
JESD-30 code	R-CDIP-T40
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	40
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	4.699 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

Share a private type definition (first time seeing it): PACKAGE definition in VHDL: package n_bit_int is --- User defined typesubtype bit15 is integer -2**14 to 2**14-1;---（-2^14 to 2^14-1) end n_bit_int;Using the above statement, the recursive formula for...; eeleader FPGA/CPLD

Antenna Basics - Huawei: Base station antenna half-power beamwidthBase station antenna downtilt adjustment: mechanical adjustment and electrical adjustment...; btty038 RF/Wirelessly

Toshiba Photo Relay TLP3547 Review - Switching Frequency Test 2: Last time, I said that the greater the switching frequency, the slower the response speed. After measuring, I found that this was not the case. It was just because the oscilloscope directly observed t...; lehuijie Toshiba Photorelays TLP3547 Review

【Low Power】Low Power Implementation Methods for FPGA Applications in Portable Products: The advent of 90nm and 65nm semiconductor process nodes has enabled the emergence of low-power, small-size, and highly integrated medical devices. The main challenge for medical device manufacturers i...; hangsky FPGA/CPLD

Classic test plan template, send information and save chip coins: ...; xiaoxin1 Test/Measurement

Upp communication between FPGA and DSP: Has anyone used UPP communication between FPGA and DSP? How does it work in FPGA?...; constant FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components