EEWORLDEEWORLDEEWORLD

Part Number

Search

UT9Q512K32E-25SWC

Description
Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68
Categorystorage    storage   
File Size196KB,20 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

UT9Q512K32E-25SWC Overview

Standard SRAM, 512KX8, 25ns, CMOS, CQFP68, CERAMIC, QFP-68

UT9Q512K32E-25SWC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionQFF,
Reach Compliance Codeunknown
Maximum access time25 ns
JESD-30 codeS-CQFP-F68
JESD-609 codee4
length24.892 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals68
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height4.8768 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
width24.892 mm
Standard Products
UT9Q512K32E 16 Megabit RadTolerant SRAM MCM
Data Sheet
June 28, 2011
FEATURES
25ns maximum (5 volt supply) address access time
Asynchronous operation for compatible with industry
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Operational environment:
- Total dose: 50 krads(Si)
- SEL Immune >110 MeV-cm
2
/mg
- LET
TH
(0.25) = >52 MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, 2.8E-8
- <1.1E-9 errors/bit-day, Adams 90% geosynchronous
heavy ion
Packaging:
- 68-lead dual cavity ceramic quad flatpack (CQFP)
(11.0 grams)
Standard Microcircuit Drawing 5962-01511
- QML Q and Vcompliant part
INTRODUCTION
The UT9Q512K32E RadTol product is a high-performance 2M
byte (16Mbit) CMOS static RAM multi-chip module (MCM),
organized as four individual 524,288 x 8 bit SRAMs with a
common output enable. Memory expansion is provided by an
active LOW chip enable (En), an active LOW output enable (G),
and three-state drivers. This device has a power-down feature
that reduces power consumption by more than 90% when
deselected.
Writing to each memory is accomplished by taking chip enable
(En) input LOW and write enable (Wn) inputs LOW. Data on
the eight I/O pins (DQ
0
through DQ
7
) is then written into the
location specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking chip enable (En) and
output enable (G) LOW while forcing write enable (Wn) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The input/output pins are placed in a high impedance state when
the device is deselected (En HIGH), the outputs are disabled (G
HIGH), or during a write operation (En LOW and Wn LOW).
Perform 8, 16, 24 or 32 bit accesses by making Wn along with
En a common input to any combination of the discrete memory
die.
E3
A(18:0)
G
W3
E2
W2
E1
W1
W0
E0
512K x 8
512K x 8
512K x 8
512K x 8
DQ(31:24)
or
DQ3(7:0)
DQ(23:16)
or
DQ2(7:0)
DQ(15:8)
or
DQ1(7:0)
DQ(7:0)
or
DQ0(7:0)
Figure 1. UT9Q512K32E SRAM Block Diagram
1
Atmel SAM D21 Xplained Pro (01) System installation is not smooth
This is my first time using Atmel Studio. I downloaded this version from the official website and installed it:After the installation is complete, I can successfully execute the program:But after plug...
slotg MCU
Please recommend a unipolar AD conversion chip with few pins
I recently used STM32F767 in a project. The internal AD is 12 bits, which does not meet the requirements. I looked for ADS1274, which has 64 pins, but it has too many pins. I also looked for other AD ...
chenbingjy stm32/stm8
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 837  1443  1508  1415  1235  17  30  31  29  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号