datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MB9DF565MAEEQ-GTE1
PDF
Preview

MB9DF565MAEEQ-GTE1

Description
RISC Microcontroller, CMOS
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB，91 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric Compare View All

MB9DF565MAEEQ-GTE1 Overview

RISC Microcontroller, CMOS

MB9DF565MAEEQ-GTE1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCypress Semiconductor
Reach Compliance Codecompliant
Has ADCYES
Address bus width
bit size32
maximum clock frequency48 MHz
DAC channelYES
DMA channelYES
External data bus width
length28 mm
Number of I/O lines149
Number of terminals208
PWM channelYES
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
speed200 MHz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Terminal formGULLWING
Terminal pitch0.5 mm
Terminal locationQUAD
width28 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC

MB9DF565MAEEQ-GTE1 Preview

MB9D560 Series
32-bit Microcontroller
Traveo
TM
Family
MB9D560 series has Cypress 32-bit microcontrollers for automobile motor control. They use the ARM
®
Cortex-R5 MPCore
TM
CPU
that is compatible with the ARM family.
Notes:
• ARM, Cortex, Thumb are the registered trademarks of ARM Limited in the EU and other countries.
• MPCore, CoreSight are the trademarks of ARM Limited in the EU and other countries.
Features
Technology
CMOS 90nm technology
CPU
ARM Cortex
®
-R5F
32-bit ARM architecture
2-instruction issuance super scalar
8-stage pipeline
ARMv7 / Thumb
®
-2 instruction set
Floating-Point Unit (FPU)
Double
Debugging
ARM CoreSight
TM
Technology
Each
CPU embedded Embedded Trace Macro (ETM),
trace support of CPU operation
Debugging interface
(5 pin )
Support clock : maximum 20 MHz
JTAG
Debugging security support
128-bit
security key (Device security key)
Wakeup function on JTAG
Operation mode
User mode
Normal
precision
Memory protection Unit (MPU)
16
area
error correction, 2-bit error detection ECC (SEC-DED)
mode (internal memory activation)
ECC support for the TCM port
1-bit
Serial writer mode
Clock control
Internal clock source
Fast-CR
Slow-CR
TCM port
2
TCM ports
ATCM port
BTCM 2 ports (B0TCM, B1TCM)
VIC port
Low
oscillation (8 MHz)
oscillation (100 kHz)
External oscillation input
Main
clock input
PLL (Multiplying clock of main oscillation )
latency interrupt
Embedded PLL
Main
AXI master interface
interface (instruction / data access)
32-bit AXI interface (I/O access)
64-bit AXI
Oscillator stabilized timer
oscillator stabilized timer for all clock source
independently
After a lapse of oscillator stabilized time, it is able to use
source clock timer (Except PLL for FlexRay/RDC)
Support
AXI slave interface
64-bit AXI
interface (accessible to TCM port)
CPU configuration
2
CPUs (AMP operation)
200 MHz
Operating frequency
Maximum
Trace with ETM-R5
Cypress Semiconductor Corporation
Document Number: 002-05679 Rev.*A
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised March 22, 2016
MB9D560 Series
Reset control
Reset level
Hardware
Watchdog timer (WDT)
Watchdog timer embedded
Hardware
reset (system initialization)
Software reset (programing initialization)
watchdog timer
Software watchdog timer
Reset factor (Hardware reset )
Power-on
Hardware watchdog timer
unit per system
32-bit watchdog timer with window function
Clock source: fast-CR or slow-CR
Set by boot program (BootROM maker)
Not set by user program
1
reset (PONR), external reset input (RSTX,
NMIX+RSTX), clock stop waiting with time-out reset,
low-voltage detection reset (internal low-voltage detection
reset, 5V external low-voltage detection reset ), watchdog
reset (hardware watchdog reset, software watchdog reset ),
clock supervisor reset (main clock monitor, PLL clock
monitor), software trigger hardware reset , profile error
reset
reset
Software watchdog timer
unit per CPU
32-bit watchdog timer with window function
Clock source: fast-CR, slow-CR, main clock
One time set on user program (not set again)
1
Reset factor (software reset )
Software
Low power consumption control
Device state
RUN
Low-voltage detection (LVD)
Select voltage monitor
low-voltage detection (5V power line monitor):
3.9V, 4.1V, 4.3V
Internal low-voltage detection (1.2V power line monitor):
0.9V
External
(Run State, CPU is operation status)
PSS (Power Saving State, CPU wait event from WFI)
Setting parameter of each devise state
Clock
(clock source enable, clock source selection, clock
divider, clock domain enable)
Clock monitor
Low-voltage detection
Internal low-voltage detection: always valid
External low-voltage detection: valid/invalid set
External low-voltage detection: set threshold voltage
independently on RUN / PSS
Memory protection unit (MPU)
Memory protection as master except processor
Target master
DMA controller
Output when low-voltage detection
External
Internal
low-voltage detection: reset or NMI
low-voltage detection: reset
8 area
NMI generation when violation detection
Timing protection unit (TPU)
TPU 1 unit as CPU 1 unit
24-bit timer x 8 channels per unit
Support execution time protection, locking time protection,
inter-arrival time protection, deadline protection
Main Flash memory (TCFLASH)
Cortex-R5F ATCM connection
1
Main Flash memory as CPU 1 unit
HPM connection with 64-bit AXI
Flash memory configuration
Interleave
with 64-bit Flash 2 units
2 address areas
(read only)
AXI (read / write)
TCM
Support normal mode and over flow mode
Prescaler of each channels
Timer
clock divider (1/1 to 1/64)
clock divider (1/1, 1/2, 1/4, 1/16)
ECC support (SEC-DED)
Parallel programming support
Flash security
Work Flash memory (WorkFLASH)
2 Work Flash memories
1
Independent prescaler of each channels
Timer
Clock supervisor (CSV)
Monitor target clock
Main
oscillation input , main PLL output
of frequency range
Work Flash memory as CPU 1 unit
Monitor method
Monitor
ECC support (SEC-DED)
Parallel programming support
Flash security
Page 2 of 91
Operation after error detection
Reset
or NMI
Document Number: 002-05679 Rev.*A
MB9D560 Series
Main SRAM (TCRAM)
BTCM connection of Cortex-R5F
main SRAM as CPU 1 unit
Interleave with 2 ports of B0TCM and B1TCM
1
Exclusion access memory (EAM)
Small size memory to support exclusion control on exclusion
access instruction
Use for semaphore
Size: 48 byte
Bit-band unit (BBU)
The bit operation of specified register bit on Bit band area, it
is mapping 1 bit of bit band area to support bit band alias
area for 1 byte. The target of bit band access is specified
register bit on I/O area
ECC support (SEC-DED)
BootROM
Size: 16K byte
Boot operation support
Serial writer program support
DMA controller (DMAC)
16 channels
Transfer mode
Block
CRC
Output to register of CRC code according real time writing to
input register
transfer, Burst transfer
increment
Dynamic, Round robin
Addressing mode
Fixed,
Base timer
16-bit timer
of four PWM/PPG/reload/PWC timer functions can be
selected and used.
A 32-bit timer can be used in 2 channels of cascade mode
as reload/PWC timer.
Any
Priority between channels
Fixed,
Interrupt control (IRC)
Support normal interrupt (IRQ) and non-maskable interrupt
(NMI)
16-bit free-run timer (FRT)
16 bit up/down counter (2 channels for motor control only)
32-bit free-run timer
32 bit up/down counter
16-bit input capture (ICU)
Input capture
16-bit
Normal interrupt (IRQ)
Use
Interrupt Request (IRQ) of Cortex-R5F
512 channels
32 level for priority
Support low latency interrupt response from VIC port of
Cortex-R5F
Non-maskable interrupt (NMI)
fast interrupt request (FIQ) of Cortex-R5F
32 channels
16 level for priority
Use
Support software interrupt generation
External interrupt (EXT-IRQ)
Input
interrupt (IRQ): 8 input
Non-maskable interrupt (NMI): 1 input
Normal
capture register that detects rise edge, Fall edge,
both edge
Generate interrupt request after latch of counter number of
16 bit
Free-run timer with edge detection of pin input
32-bit input capture
Input capture
capture register that detects rise edge, fall edge,
both edge
Generate interrupt request after latch of counter number of
32 bit
Free-run timer with edge detection of pin input
32-bit
Detection method
H
level , L level , rise edge, fall edge, both edge
LIN sync break/sync field relation is following.
capture ch.0
Multi-function serial interface ch.0
Input capture ch.1
Multi-function serial interface ch.1
Input capture ch.2
Multi-function serial interface ch.2
Input capture ch.3
Multi-function serial interface ch.3
Input capture ch.4
Multi-function serial interface ch.4
Input
Inter-processor communications unit (IPCU)
Mailbox function
communication for CPU core communication by 8
Mailbox
Support of interrupt between CPU core
Data
16-bit output compare (OCU)
Output interrupt signal when compare with 16-bit free-run
timer
Document Number: 002-05679 Rev.*A
Page 3 of 91
MB9D560 Series
Waveform generator (WFG)
Generate variable output
time output
16-bit PPG waveform output
PPG uses 16-bit PPG timer of base timer
The relation is following
WFG(ch.0 to ch.5)
• Base timer ch.0
PPG0
• Base timer ch.2
PPG2
• Base timer ch.4
PPG4
WFG(ch.6 to ch.11)
• Base timer ch.6
PPG6
• Base timer ch.8
PPG8
• Base timer ch.10
PPG10
Non overlap three-phase waveform output (inverter
control)
DC chopper waveform output
Real
CAN interface
The CAN is based on the CAN protocol ver. 2.0A/B
64 message buffers x 3 channels
An identification mask is applied to each message object
Up to 1Mbps support
Clock support CAN prescaler
CAN wakeup functions
FlexRay controller
Supports FlexRay protocol specification v2.1
Maximum 128 message buffers
8K Byte message RAM
Variable length of message buffers
Each message buffer can be allocated as a part of reception
buffer, transmission buffer or reception FIFO
Dead time timer function
GATE function
DTTI function
A/D converter (ADC)
12-bit resolution A/D converter: 1 unit (32 channels)
Sampling analog value from input port of 32 channels
Conversion time: 1
s
External trigger activation (ADTG)
Activation from internal timer (base timer)
4ch sample-hold A/D converter
12 bit resolution A/D converter: 2 units (8 channels )
Multi-function serial interface (MFS)
UART / CSIO / LIN interface (v2.1) communication available
by selecting the function
Host access to the message buffer via input and output
buffers
Filtering for slot counter, cycle counter and channels
Maskable interrupts are supported
R/D converter (RDC)
Connect to resolver interface
D/A converter (DAC)
10-bit resolution
Motor vector operation accelerator (MVA)
Assist for three-phase current normalizing, three-phase to
two-phase DC conversion / two-phase to three- phase AC
conversion, angler calculation, PID control calculation.
Error detection in processing (overflow/under flow/non
normalizing error of FLOP)
Transmission FIFO: 64 Byte, reception FIFO: 64 Byte
Reception interrupt factor (3 types)
error detection (parity, over run, frame error)
Reception to FIFO for data of setting value
Reception data under setting value in FIFO, idle term
detection of over 8 clocks with baud rate clock
Reception
Amplitude diagnosis /angle diagnosis function of R/D
converter
Error current diagnosis function
Key code
Key code supports
of General-purpose I/O (GPIO) register
Port pin configuration (PPC) register
Analog input control register (ADER)
4ch ADC analog input control register (ADER4CH_1,
ADER4CH_0)
Analog output control register (DAC00_DAER,
DAC01_DAER)
A part
Transmission interrupt factor (2 types)
transmission operation
Transmission FIFO empty (contain transmission operation)
No
SPI (serial peripheral interface) support
LIN protocol revision 2.1 support
Up/Down counter (UDC)
8/16-bit up/down counter (2 channels uses for R/D converter)
Document Number: 002-05679 Rev.*A
Page 4 of 91
MB9D560 Series
Contents
1. Product Lineup .................................................................................................................................................................. 6
2. Pin Assignment ................................................................................................................................................................. 7
3. Pin Description ................................................................................................................................................................ 11
4. I/O Circuit Type ............................................................................................................................................................... 25
5. Handling Precautions ..................................................................................................................................................... 28
5.1
Precautions for Product Design ................................................................................................................................... 28
5.2
Precautions for Package Mounting .............................................................................................................................. 29
5.3
Precautions for Use Environment ................................................................................................................................ 30
6. Handling Devices ............................................................................................................................................................ 31
7. Block Diagram ................................................................................................................................................................. 33
8. Memory Map .................................................................................................................................................................... 35
9. I/O Map ............................................................................................................................................................................. 38
10. Pin Statuses in CPU Status ............................................................................................................................................ 42
11. Electrical Characteristics ............................................................................................................................................... 44
11.1 Absolute Maximum Ratings ......................................................................................................................................... 44
11.2 Recommended Operating Conditions ......................................................................................................................... 46
11.3 DC Characteristics ...................................................................................................................................................... 47
11.4 AC Characteristics ....................................................................................................................................................... 54
11.4.1 Source Clock Timing .................................................................................................................................................... 54
11.4.2 Internal Clock Timing ................................................................................................................................................... 55
11.4.3 Reset Input ................................................................................................................................................................... 58
11.4.4 Power-on Conditions .................................................................................................................................................... 59
11.4.5 Multi-Function Serial Interface ..................................................................................................................................... 60
11.4.6 Timer Input Timing ....................................................................................................................................................... 77
11.4.7 Trigger Input Timing ..................................................................................................................................................... 78
11.4.8 NMI Input Timing .......................................................................................................................................................... 79
11.4.9 External Low-Voltage Detection ................................................................................................................................... 80
11.4.10 Internal Low-Voltage Detection................................................................................................................................. 80
11.5 A/D Converter .............................................................................................................................................................. 81
11.5.1 Electrical Characteristics .............................................................................................................................................. 81
11.5.2 Notes on Using A/D Converter ..................................................................................................................................... 81
11.6 4 Channels Same Time Sampling A/D Converter ....................................................................................................... 82
11.6.1 Electrical Characteristics .............................................................................................................................................. 82
11.6.2 Notes on Using A/D converter ...................................................................................................................................... 82
11.6.3 Definition of Terms ....................................................................................................................................................... 83
11.7 Flash Memory .............................................................................................................................................................. 84
11.8 R/D Converter ............................................................................................................................................................. 85
12. Ordering Information ...................................................................................................................................................... 86
13. Part Number Option ........................................................................................................................................................ 86
14. Package Dimensions ...................................................................................................................................................... 87
15. Major Changes ................................................................................................................................................................ 89
Document History ................................................................................................................................................................. 90
Document Number: 002-05679 Rev.*A
Page 5 of 91
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

MB9DF565MAEEQ-GTE1 Related Products

MB9DF565MAEEQ-GTE1 MB9DF564LGEEQ-GTE1 MB9DF564LQEEQ-GTE1 MB9DF564MAEEQ-GTE1 MB9DF565LAEEQ-GTE1 MB9DF565LGEEQ-GTE1 MB9DF565LQEEQ-GTE1 MB9DF565MQEEQ-GTE1 MB9DF566LQEEQ-GTE1
Description RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS RISC Microcontroller, CMOS
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to conform to
Maker Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant compliant
Has ADC YES YES YES YES YES YES YES YES YES
bit size 32 32 32 32 32 32 32 32 32
maximum clock frequency 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz
DAC channel YES YES YES YES YES YES YES YES YES
DMA channel YES YES YES YES YES YES YES YES YES
length 28 mm 24 mm 24 mm 28 mm 24 mm 24 mm 24 mm 28 mm 24 mm
Number of I/O lines 149 124 124 149 124 124 124 149 124
Number of terminals 208 176 176 208 176 176 176 208 176
PWM channel YES YES YES YES YES YES YES YES YES
encapsulated code LFQFP LFQFP LFQFP LFQFP LFQFP LFQFP LFQFP LFQFP LFQFP
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
speed 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Terminal form GULLWING GULLWING GULLWING GULLWING GULLWING GULLWING GULLWING GULLWING GULLWING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD
width 28 mm 24 mm 24 mm 28 mm 24 mm 24 mm 24 mm 28 mm 24 mm
uPs/uCs/peripheral integrated circuit type MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC MICROCONTROLLER, RISC

Recommended Resources

Time relay controls auto-coupling step-down starting circuit

Touch Delay Lighting Switch (2)

Temperature sensor to digital MPU connection circuit

555 DC conversion four boost source circuits

Precision gate oscillator circuit

Computer motherboard circuit diagram 815 2_30

Keysight Technologies' Smart Wearable Device Test Solutions
...
lemonade815 Automotive Electronics
Share a filter online design website
[url]http://www.analog.com/designtools/cn/filterwizard/[/url] Select filter type Set filter parameters Select device modelDownload design files Generated compressed package Part of the PDF document...
littleshrimp ADI Reference Circuit
What is the reactance value of this inductor?
[i=s] This post was last edited by dontium on 2015-1-23 12:43 [/i] Please tell me whether this inductor is MH...
jys031006 Analogue and Mixed Signal
FPGA Timing Closure
Did you write code that works fine in the simulator but breaks intermittently in the field? Or maybe it starts breaking when you compile it with a newer version of the toolchain. You check your testbe...
jjkwz FPGA/CPLD
The use of power frequency and coupling capacitors after adding load to the amplifier circuit
It may be that if there is no load, it will always be a shielded line, but the load is temporarily connected by itself, so what is the reason and how to solve it? Then I hope everyone can help answer,...
关耳008 Analog electronics
In addition to wince cab manager, are there any other packaging tools?
As the title says, cab manager has been used more than 20 times. Are there any other packaging tools? How to use them?...
xkzzwx Embedded System
Shortcut:   00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components

  1. HG4104L/005A-1Z12F
  2. ABH3-40.000MHZ-8-R50-N-Y
  3. PC0910SKI-1R2K-S
  4. 61083-123011
  5. LTL2R3JRDNN
  6. S-1312C18-A4T1U3
  7. FP2001685421BKDGW
  8. 10SZV10K3X3.5
  9. AME8500CEFVBF16
  10. CR2512F25K5E04Z
  11. WPN201610HR47MT
  12. TC0325D374JT5E

Popular Articles

  1. Teledyne e2v launches industry’s smallest 2 and 1.5 megapixel CMOS sensors
  2. Set sail and ride the wind and waves | MEMSIC Semiconductor announces the launch of a new brand vision
  3. Yitu Technology invents intelligent interactive solution for epidemic information
  4. ODM/OEM manufacturers rush into the electric vehicle market
  5. A woman bought an Apple phone and the clerk obtained her iCloud account: The subsequent plot is unbearable to watch
  6. Yilaichu 2022 New Year Outlook: The greatest way to achieve success for others is to do your best
  7. Jiejie Microelectronics: 6-inch packaging and testing production line will start trial production as early as Q2, which may alleviate the problem of tight MOSFET production capacity
  8. 10-S3C2440 driver learning (IV) Embedded Linux-LCD driver
  9. GM patents transparent A-pillars to improve driver's field of view
  10. 02-JZ2440 Bare Metal Learning Storage Manager

Technical ResourceMore

  1. SONY\'s latest EFFIO-P complete set of information
  2. Delta DVP-PLC Application Technical Manual - 101 Examples
  3. GJB 438B-2009 General requirements for military software development documentation
  4. USS communication between S7-300 and MM4 series inverter
  5. Omron PLC routine_Omron traffic light program made by comparison instruction
  6. Advanced Batteries: An Introduction to Electrochemical Power Sources (2nd Edition)
  7. Electrical Machines (4th Edition)
  8. Switching Power Supply-Principle, Design and Application Circuit
  9. 【ebook】Power Integrity Modeling and Design for Semiconductors Systems.part1.rar
  10. Millimeter-wave radar design PPT (Renesas)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 58  2736  2395  2924  853  2  56  49  59  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号