71V25761YSA166BQ8 datasheet, PDF

Datasheet> All Categories > storage> storage> 71V25761YSA166BQ8

71V25761YSA166BQ8: DescriptionStandard SRAM, 128KX36, 3.5ns, CMOS, PBGA165; Categorystorage storage; File Size628KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V25761YSA166BQ8 Overview

Standard SRAM, 128KX36, 3.5ns, CMOS, PBGA165

71V25761YSA166BQ8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
package instruction	FBGA-165
Reach Compliance Code	not_compliant
Maximum access time	3.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
memory density	4718592 bit
Memory IC Type	STANDARD SRAM
memory width	36
Humidity sensitivity level	1
Number of functions	1
Number of terminals	165
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum standby current	0.035 A
Minimum standby current	3.14 V
Maximum slew rate	0.32 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

2.5V I/O, Pipelined Outputs,

Burst Counter, Single Cycle Deselect

◆

IDT71V25761S

IDT71V25781S

IDT71V25761SA

IDT71V25781SA

Features

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial:

– 200MHz 3.1ns clock access time

Commercial and Industrial:

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

Compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Description

The IDT71V25761/781 are high-speed SRAMs organized as 128K

x 36/256K x 18. The IDT71V25761/781 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V25761/718 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V25761/781 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5297 tbl 01

◆

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V25781.

MARCH

2009

DSC-5297/03

Recommended Resources

Circuit analysis of sensor and interface technology in ESP

Rectifier bridge module three-phase bridge rectifier circuit

Simple noise meter

air humidity meter

transistor delay circuit circuit

Computer motherboard circuit diagram 815 4_19

Imagine December and design my own EEWORLD!: 2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour.　　　Time flies, and EEWORLD is changing in surprising ways every day under e...; EEWORLD社区 Suggestions & Announcements

About FPGA In-depth: Are there any good and in-depth books on FPGA?...; phdwong FPGA/CPLD

IRF740 Maximum Power: I made a circuit for controlling heating resistors with pwm. I used irf740 as the power tube. It was very hot. My resistor is 88 ohms and about 700 watts. The maximum current is about 3 amperes. What ...; elvis Power technology

Sonoff WiFi Smart Socket Network Service: Network services obtained through Sonoff WiFi Smart Socket.https://github.com/jedie/micropython-sonoff-webswitchFunctionWeb interface Schedule multiple timers OTA updates (directories are not currentl...; dcexpert MicroPython Open Source section

This is my first time to make PCB with thermal transfer printing. Please give me some advice.: Recently, my lab has added some copper clad boards, laminators, and drilling equipment. Seeing that others are working hard on it, I also learned to make one myself. Welcome everyone's advice and we c...; 江汉大学南瓜 PCB Design

How to modify ok6410's COM1 to be a normal serial port?: In the Flying OK6410 development board wince6.0 vs2005, besides making the following changes in smdk6410.bat, what else needs to be changed? set BSP_NOUART0=1 to remove the value of this sentence set ...; yanbing_90 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components