PES16NT2 supports static lane reversal. For example, lane reversal for
upstream port A may be configured by asserting the PCI Express Port A
Lane Reverse (PEALREV) input signal or through serial EEPROM or
SMBus initialization. Lane reversal for port C may be enabled via a
configuration space register, serial EEPROM, or the SMBus.
IDT 89HPES16NT2 Data Sheet
CPU
PES16NT2
CPU
PES16NT2
CPU
PES16NT2
PCIe System Interconnect Switch
Embedded
CPU
Embedded
CPU
SATA / SAS
Embedded
CPU
GbE / 10GigE
FC
Figure 2 PCIe System Interconnect Architecture Block Diagram
Pin Description
The following tables list the functions of the pins provided on the PES16NT2. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
PEALREV
Type
I
Name/Description
PCI Express Port A Lane Reverse.
When this bit is asserted, the lanes of
PCI Express Port A are reversed. This value may be overridden by modify-
ing the value of the PALREV bit in the PA_SWCTL register.
PCI Express Port A Serial Data Receive.
Differential PCI Express receive
pairs for port A.
PCI Express Port A Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port A
PCI Express Port C Lane Reverse.
When this bit is asserted, the lanes of
PCI Express Port C are reversed. This value may be overridden by modify-
ing the value of the PCLREV bit in the PA_SWCTL register.
PCI Express Port C Serial Data Receive.
Differential PCI Express receive
pairs for port C.
PCI Express Port C Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port C
PCI Express Reference Clock.
Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determined by the REFCLKM signal.
PCI Express Reference Clock Mode Select.
These signals select the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 1 PCI Express Interface Pins
PEARP[7:0]
PEARN[7:0]
PEATP[7:0]
PEATN[7:0]
PECLREV
I
O
I
PECRP[7:0]
PECRN[7:0]
PECTP[7:0]
PECTN[7:0]
PEREFCLKP[1:0]
PEREFCLKN[1:0]
I
O
I
REFCLKM
I
3 of 29
November 12, 2007
Advance Information
IDT 89HPES16NT2 Data Sheet
Signal
MSMBADDR[4:1]
MSMBCLK
Type
I
I/O
Name/Description
Master SMBus Address.
These pins determine the SMBus address of the
serial EEPROM from which configuration information is loaded.
Master SMBus Clock.
This bidirectional signal is used to synchronize
transfers on the master SMBus. It is active and generating the clock only
when the EEPROM is being accessed.
Master SMBus Data.
This bidirectional signal is used for data on the mas-
ter SMBus.
Slave SMBus Address.
These pins determine the SMBus address to
which the slave SMBus interface responds.
Slave SMBus Clock.
This bidirectional signal is used to synchronize trans-
fers on the slave SMBus.
Slave SMBus Data.
This bidirectional signal is used for data on the slave
SMBus.
MSMBDAT
SSMBADDR[5,3:1]
SSMBCLK
SSMBDAT
I/O
I
I/O
I/O
Signal
GPIO[0]
GPIO[1]
Type
I/O
I/O
Name/Description
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PECRSTN
Alternate function pin type: Output
Alternate function: Reset output for downstream port C
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PALINKUPN
Alternate function pin type: Output
Alternate function: Port A link up status output
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCLINKUPN
Alternate function pin type: Output
Alternate function: Port C link up status output
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: FAILOVERP
Alternate function pin type: Input
Alternate function: NTB upstream port failover
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Table 3 General Purpose I/O Pins
GPIO[2]
I/O
GPIO[3]
GPIO[4]
I/O
I/O
GPIO[5]
I/O
GPIO[6]
GPIO[7]
I/O
I/O
4 of 29
November 12, 2007
Advance Information
Table 2 SMBus Interface Pins
IDT 89HPES16NT2 Data Sheet
Signal
CCLKDS
Type
I
Name/Description
Common Clock Downstream.
When the CCLKDS pin is asserted, it indi-
cates that a common clock is being used between the downstream device
and the downstream port.
Common Clock Upstream.
When the CCLKUS pin is asserted, it indi-
cates that a common clock is being used between the upstream device and
the upstream port.
Master SMBus Slow Mode.
The assertion of this pin indicates that the
master SMBus should operate at 100 KHz instead of 400 KHz. This value
may not be overridden.
Non-Transparent Bridge Reset.
Assertion of this signal indicates a reset
on the external side of the non-transparent bridge. This signal is only used
when the switch mode selects a non-transparent mode and has no effect
otherwise.
CCLKUS
I
MSMBSMODE
I
PENTBRSTN
I
RSTHALT
I
Reset Halt.
When this signal is asserted during a PCI Express fundamental
reset, the PES16NT2 executes the reset procedure and remains in a reset
state with the Master and Slave SMBuses active. This allows software to
read and write registers internal to the device before normal device opera-
tion begins. The device exits the reset state when the RSTHALT bit is
cleared in the PA_SWCTL register by an SMBus master.
Switch Mode.
These configuration pins determine the PES16NT2 switch
operating mode.
0x0 - Transparent mode
0x1 -Transparent mode with serial EEPROM initialization
0x2 - Non-transparent mode
0x3 - Non-transparent mode with serial EEPROM initialization
0x4 - Non-transparent failover mode
0x5 - Non-transparent failover mode with serial EEPROM initialization
0x6 through 0xF - Reserved
Table 4 System Pins
SWMODE[3:0]
I
Signal
JTAG_TCK
Type
I
Name/Description
JTAG Clock.
This is an input test clock used to clock the shifting of data
into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is
independent of the system clock with a nominal 50% duty cycle.
JTAG Data Input.
This is the serial data input to the boundary scan logic or
JTAG Controller.
Table 5 Test Pins (Part 1 of 2)
JTAG_TDI
I
5 of 29
November 12, 2007
Advance Information
PERSTN
I
Fundamental Reset.
Assertion of this signal resets all logic inside the
PES16NT2 and initiates a PCI Express fundamental reset.
28xx allows you to set up to two hardware breakpoints. Some C language functions (such as output functions) will automatically occupy hardware breakpoints. You can put the function in RAM for executio...
The PC sends data to the microcontroller through the 9-pin RS232. The microcontroller obtains data through the serial port interrupt and executes judgment. For the convenience of debugging, a light is...
Dear forum friends, I recently took on a central control project, which is to control many terminals (more than ten groups) together. Each terminal has a display controller and an actuator, which is c...
As the title says, I want to use USB to connect my phone to the Internet via WinCE. I would like to ask all the experts here for help. If you can provide me with information or suggestions, I will be ...
Embedded technology requires knowledge of both software and hardware. The software aspect includes the operating system, and the hardware aspect includes the principles of microcomputers. I also need ...
Have you ever encountered a situation where the program runs normally when it is in RAM, but it does not run normally after it is downloaded to flash?
What symptoms will appear if you come here to sun...
In recent years, with the increasing demand for manufacturing and automated production management, industrial barcode scanners have gradually become an indispensable part of the industrial manufact...[Details]
Abstract:
With the increasing complexity of smart vehicle electrical and electronic architectures, the full lifecycle management of vehicle electronic control components faces multiple challe...[Details]
EtherCAT (Ethernet for Control Automation Technology) is a real-time industrial fieldbus communication protocol based on an Ethernet-based development framework. EtherCAT is one of the fastest indu...[Details]
Current Development Status of DVR Market
A DVR, or digital video recorder, uses a hard disk for recording, unlike traditional analog video recorders. It's often called a DVR because it's a com...[Details]
Common Mode Semiconductor has officially released its latest generation of power management ICs—the GM6506 series. This fully integrated high-frequency synchronous rectification step-down p...[Details]
Recently, South Korean robotics giant WIRobotics launched its first general-purpose humanoid robot, ALLEX, at the Robotics Innovation Center (RIH) at the Korea University of Science and Technology....[Details]
With the rapid development of electric vehicles in my country, people are beginning to pay attention to the issue of radiation from electric vehicles. We all know that mobile phones emit radiation,...[Details]
Laird Thermal Systems has introduced the HiTemp ET series Peltier cooler modules, which can operate at high temperatures and provide on-site cooling for sensitive electronic devices.
Dig...[Details]
Keysight Technologies is combining its electromagnetic simulator with Synopsys' AI-driven RF design migration flow to create an integrated design flow for migrating from TSMC's N6RF+ process techno...[Details]
Plessey Semiconductors has been acquired by Haylo Labs, which was established in March last year with a $100 million, five-year loan from Chinese technology company Goertek.
Haylo Labs w...[Details]
For today's new energy vehicles, they have different configurations from fuel vehicles, and some configurations have also become a selling point for manufacturers. Compared with traditional vehicle...[Details]
Introduction: In digital circuit calculations, there is no concept of decimal points. You know where the decimal is, but the circuit does not know where the decimal point is. Therefore, you need to...[Details]
Definitions of VR
, AR, and MR:
What is Virtual Reality?
Virtual Reality (VR), also known as "spiritual realm" or "illusion," is a high-tech technology that has emerged in recent ye...[Details]
introduction
In today's busy society, people experience chronic high stress, which in turn poses a significant threat to our health. Therefore, effectively relieving stress has become a pr...[Details]
introduction
A common voltage regulator is a three-terminal one. Its function is to step down the voltage and stabilize it at a fixed output value. Voltage regulators are commonly available in...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
