EEWORLDEEWORLDEEWORLD

Part Number

Search

ASTX-09-C-14.400MHZ-J-F50-T

Description
Clipped Sine Output Oscillator, 14.4MHz Nom, ROHS COMPLIANT PACKAGE-4
CategoryPassive components    oscillator   
File Size922KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ASTX-09-C-14.400MHZ-J-F50-T Overview

Clipped Sine Output Oscillator, 14.4MHz Nom, ROHS COMPLIANT PACKAGE-4

ASTX-09-C-14.400MHZ-J-F50-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Ageing1 PPM/FIRST YEAR
Frequency Adjustment - MechanicalNO
frequency stability5%
Manufacturer's serial numberASTX-09
Installation featuresSURFACE MOUNT
Nominal operating frequency14.4 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCLIPPED SINE
Output impedance10000 Ω
Output level0.8 V
physical size5.0mm x 3.2mm x 1.5mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
VOLTAGE CONTROLLED TEMPERATURE
COMPENSATED CRYSTAL OSCILLATOR
ASTX-09/ASVTX-09
FEATURES:
• Low height 1.5mm
• Low phase noise -135dBc typical / 1kHz
• Low current 1.5mA / ~20MHz
• Clipped sine wave output.
• Suitable for RoHS reflow
APPLICATIONS:
• Cellular and cordless phones.
• GPS
• Mobile com munication equipment.
• Porta ble radio equipment and music player.
Pb
RoHS
Compliant
5.0 X 3.2 X 1.5mm
| | | | | | | | | | | | | |
|
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency:
Nominal Frequencies:
Operating Temperature:
Storage Temperature:
Frequency Stability:
vs +25°C
vs Operating Temp.
vs Aging
vs Supply Voltage
vs Load
Voltage Control Range (Vcc):
Supply Voltage (Vdd):
Supply Current:
Output Type:
Output Voltage
Output Load:
Pullability:
Transfer function:
Phase Noise (Reference only):
ASTX-09/ASVTX-09 Series
6.000MHz to 45.000MHz
8, 10, 12, 12.8, 13, 14.4, 16.368, 19.2, 19.8, 20, 22, 24.5535, 26.40
- 30°C to + 75°C (See Table 1 for options)
- 40°C to + 85°C
± 0.5ppm standard ( See option)
±2.5ppm standard (See Table1 for options)
± 1ppm/1st year
±0.2ppm (± 5% change)
±0.2ppm (± 10% change)
1.5V ±1.0V
3.0V ± 5%Standard (See options)
1.5mA max (~20MHz), 2.0mA max (~32MHz), 2.5mA max (~45MHz)
Clipped Sine
0.8Vp-p min
10 kohm // 10 pF
± 8ppm min
Positive
-135dBc typical @ 1KHz (Frequency dependent.)
e.g. -131dBc typical @ 1KHz (32MHz),
Please contact ABRACON for each frequencies.
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ASTX- 09/ASVTX - 09 -
Supply
Voltage (Vdd)
- Frequency -
-
-
Packaging
Blan k
T
Bulk
Tape and Reel
2.5V±0.1
V
3 .0
5 %
3.3V±5%
5.0V±5%
*3.0V±5% : Standard
A
Blank*
B
C
Frequency Stability
vs +25˚C
* Standard
Blank
*
J
±0.5ppm
±
1 .5 p p m
(1,000 or 2,000pcs/reel)
Table 1: Frequency Stability vs Operating Temp.
±1pp m
±1.5pp m
±2pp m
0°C-50°C
D10
D15
D20
-10°C to 60°C
E1 0
E1 5
E2 0
0°C to 70°C
F1 5
F2 0
-20°C to +75°C
G2 0
-30°C to 75°C
-40°C to 85°C
±2.5pp m
D25
E2 5
F2 5
G2 5
STD
±3pp m
D30
E3 0
F3 0
G3 0
H30
I30
±4pp m
D40
E4 0
F4
0
G4 0
H40
I40
±5ppm
D50
E50
F50
G50
H50
I50
ABRACON IS
ISO9001:2008
CE RTIFIED
CE RTIFIED
Revised: 04.15.11
30332 Esperanza, Rancho Santa Margarita, California
92688
tel
949-546-8000|
fax
949-546-800
|
www.abracon.com
1
Visit www.abracon.com for Terms & Conditions of Sale
1kHz, 0dB test signal
I saw a question like this online, let's see what everyone thinks: Q: When testing DVD and audio equipment, a test signal is usually used, a 1kHz, 0dB signal. What is the specific definition of this s...
topwon Analog electronics
485 wireless transmission communication module
485 wireless transmission communication module ZLAN9700/ZLAN9743 LoRa is a cost-effective long-distance wireless communication solution. Compared with GPRS and 4G solutions, LoRa does not require mont...
wzzlin123 51mcu
A personal summary of Verilog grammar rules
Verilog Syntax Rules 1. Verilog is divided into the following four levels:l Low-order switching model: the circuit consists of switches and storage pointsl Logical level description: use and, or, buf,...
eeleader FPGA/CPLD
[RISC-V MCU CH32V103 Review] -- Advancing Wiki -- Opening
[i=s]This post was last edited by wintonson on 2021-1-18 23:51[/i]【 RISC-V MCU CH32V103 Review】---Advancing Wiki--Opening ——Miscellaneous talks, environment establishment, data organization, and code ...
wintonson Domestic Chip Exchange
Newcomer reporting, learning from the seniors
Hello everyone, I used to develop applications in 2000 and XP with VC++. Recently, a department suddenly asked me to write EVC programs. I am a little overwhelmed. I feel that many functions are the s...
hustvic Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1230  2797  1780  2878  2327  25  57  36  58  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号