32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit)
2.5 Volt-only Burst Mode, Dual Boot,
Simultaneous Read/Write Flash Memory
with VersatileI/O™ featuring 170 nm Process Technology
Data Sheet
(Preliminary)
This product family has been retired and is not recommended for designs. For new and current designs,
the S29CD016J and S29CD032J supercede S29CD016G and S29CD032G respectively. This is the
factory-recommended migration path. Please refer to the S29CD-J data sheet for specifications and
ordering information. Availability of this document is retained for reference and historical purposes only.
S29CD-G Flash Family Cover Sheet
Notice to Readers:
This document states the current technical specifications regarding the Spansion
product(s) described herein. Each product described herein may be designated as Advance Information,
Preliminary, or Full Production. See
Notice On Data Sheet Designations
for definitions.
Publication Number
S29CD-G_00
Revision
B
Amendment
1
Issue Date
March 3, 2009
Data
Sheet
(Pre limin ar y)
Notice On Data Sheet Designations
Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of
product information or intended specifications throughout the product life cycle, including development,
qualification, initial production, and full production. In all cases, however, readers are encouraged to verify
that they have the latest information before finalizing their design. The following descriptions of Spansion data
sheet designations are presented here to highlight their presence and definitions.
Advance Information
The Advance Information designation indicates that Spansion Inc. is developing one or more specific
products, but has not committed any design to production. Information presented in a document with this
designation is likely to change, and in some cases, development on the product may discontinue. Spansion
Inc. therefore places the following conditions upon Advance Information content:
“This document contains information on one or more products under development at Spansion Inc.
The information is intended to help you evaluate this product. Do not design in this product without
contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed
product without notice.”
Preliminary
The Preliminary designation indicates that the product development has progressed such that a commitment
to production has taken place. This designation covers several aspects of the product life cycle, including
product qualification, initial production, and the subsequent phases in the manufacturing process that occur
before full production is achieved. Changes to the technical specifications presented in a Preliminary
document should be expected while keeping these aspects of production under consideration. Spansion
places the following conditions upon Preliminary content:
“This document states the current technical specifications regarding the Spansion product(s)
described herein. The Preliminary status of this document indicates that product qualification has been
completed, and that initial production has begun. Due to the phases of the manufacturing process that
require maintaining efficiency and quality, this document may be revised by subsequent versions or
modifications due to changes in technical specifications.”
Combination
Some data sheets contain a combination of products with different designations (Advance Information,
Preliminary, or Full Production). This type of document distinguishes these products and their designations
wherever necessary, typically on the first page, the ordering information page, and pages with the DC
Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first
page refers the reader to the notice on this page.
Full Production (No Designation on Document)
When a product has been in production for a period of time such that no changes or only nominal changes
are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include
those affecting the number of ordering part numbers available, such as the addition or deletion of a speed
option, temperature range, package type, or V
IO
range. Changes may also include those needed to clarify a
description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following
conditions to documents in this category:
“This document states the current technical specifications regarding the Spansion product(s)
described herein. Spansion Inc. deems the products to have been in sufficient production volume such
that subsequent versions of this document are not expected to change. However, typographical or
specification corrections, or modifications to the valid combinations offered may occur.”
Questions regarding these document designations may be directed to your local sales office.
ii
S29CD-G Flash Family
S29CD-G_00_B1 March 3, 2009
S29CD-G Flash Family
S29CD032G, S29CD016G
32 Megabit (1M x 32-Bit), 16 Megabit (512K x 32-Bit)
2.5 Volt-only Burst Mode, Dual Boot,
Simultaneous Read/Write Flash Memory
with VersatileI/O™ featuring 170 nm Process Technology
Data Sheet
(Preliminary)
This product family has been retired and is not recommended for designs. For new and current designs, the S29CD016J and
S29CD032J supercede S29CD016G and S29CD032G respectively. This is the factory-recommended migration path. Please
refer to the S29CD-J data sheet for specifications and ordering information. Availability of this document is retained for
reference and historical purposes only.
Distinctive Characteristics
Architecture Advantages
Simultaneous Read/Write Operations
– Read data from one bank while executing erase/program functions
in other bank
– Zero latency between read and write operations
– Two bank architecture: large bank/small bank 75% / 25%
– Standby mode: CMOS: 60 µA max
1 million write cycles per sector typical
20 year data retention typical
VersatileI/O™ Control
– Generates data output voltages and tolerates data input voltages as
determined by the voltage on the V
IO
pin
– 1.65 V to 3.60 V compatible I/O signals
User-Defined x32 Data Bus
Dual Boot Block
– Top and bottom boot sectors in the same device
Software Features
Persistent Sector Protection
– Locks combinations of individual sectors and sector groups to
prevent program or erase operations within that sector (requires
only V
CC
levels)
Flexible Sector Architecture
– CD032G: Eight 2K Double Word, Sixty-two 16K Double Word, and
Eight 2K Double Word sectors
– CD016G: Eight 2K Double Word, Thirty-two 16K Double Word, and
Eight 2K Double Word sectors
Password Sector Protection
– Locks combinations of individual sectors and sector groups to
prevent program or erase operations within that sector using a user-
definable 64-bit password
Secured Silicon Sector (256 Bytes)
–
Factory locked and identifiable:
16 bytes for secure, random factory
Electronic Serial Number; Also know as Electronic Marking
Manufactured on 170 nm Process Technology
Programmable Burst Interface
– Interfaces to any high performance processor
– Linear Burst Read Operation: 2, 4, and 8 double word linear burst
with or without wrap around
Supports Common Flash Interface (CFI)
Unlock Bypass Program Command
– Reduces overall programming time when issuing multiple program
command sequences
Data# Polling and Toggle Bits
– Provides a software method of detecting program or erase operation
completion
Program Operation
– Performs synchronous and asynchronous write operations of burst
configuration register settings independently
Single Power Supply Operation
– Optimized for 2.5 to 2.75 volt read, erase, and program operations
Hardware Features
Program Suspend/Resume & Erase Suspend/Resume
– Suspends program or erase operations to allow reading,
programming, or erasing in same bank
Compatibility with JEDEC standards (JC42.4)
– Software compatible with single-power supply Flash
– Backward-compatible with AMD/Fujitsu Am29LV/MBM29LV and
Am29F/MBM29F flash memories
Hardware Reset (RESET#), Ready/Busy# (RY/BY#), and Write
Protect (WP#) Inputs
ACC Input
– Accelerates programming time for higher throughput during system
production
Performance Characteristics
High Performance Read Access
– Initial/random access times of 48 ns (32 Mb) and 54 ns (16 Mb)
– Burst access times of 7.5 ns (32 Mb) or 9 ns (16Mb)
Package Options
–
–
–
–
80-pin PQFP
80-ball Fortified BGA
Pb-free package option also available
Known Good Die
Ultra Low Power Consumption
– Burst Mode Read: 90 mA @ 75 MHz max
– Program/Erase: 50 mA max
Publication Number
S29CD-G_00
Revision
B
Amendment
1
Issue Date
March 3, 2009
This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qual-
ification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document
may be revised by subsequent versions or modifications due to changes in technical specifications.
Data
Sheet
(Pre limin ar y)
General Description
The S29CD-G Flash Family is a burst mode, Dual Boot, Simultaneous Read/Write family of Flash Memory
with VersatileI/O™ manufactured on 170 nm Process Technology.
The S29CD032G is a 32 Megabit, 2.6 Volt-only (2.50 V - 2.75 V) single power supply burst mode flash
memory device that can be configured for 1,048,576 double words.
The S29CD016G is a 16 Megabit, 2.6 Volt-only (2.50 V - 2.75 V) single power supply burst mode flash
memory device that can be configured for 524,288 double words.
To eliminate bus contention, each device has separate chip enable (CE#), write enable (WE#) and output
enable (OE#) controls. Additional control inputs are required for synchronous burst operations: Load Burst
Address Valid (ADV#), and Clock (CLK).
Each device requires only a single 2.6 Volt-only (2.50 V – 2.75 V) for both read and write functions. A 12.0-
volt V
PP
is not required for program or erase operations, although an acceleration pin is available if faster
programming performance is required.
The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. The
software command set is compatible with the command sets of the 5 V Am29F or MBM29F and 3 V Am29LV
or MBM29LV Flash families. Commands are written to the command register using standard microprocessor
write timing. Register contents serve as inputs to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch addresses and data needed for the programming and
erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.
The
Unlock Bypass
mode facilitates faster programming times by requiring only two write cycles to program
data instead of four.
The
Simultaneous Read/Write architecture
provides simultaneous operation by dividing the memory space
into two banks. The device can begin programming or erasing in one bank, and then simultaneously read
from the other bank, with zero latency. This releases the system from waiting for the completion of program or
erase operations. See
Simultaneous Read/Write Operations Overview
on page 23.
The device provides a 256-byte
Secured Silicon Sector
that contains Electronic Marking Information for
easy device traceability.
In addition, the device features several levels of sector protection, which can disable both the program and
erase operations in certain sectors or sector groups:
Persistent Sector Protection
is a command sector
protection method that replaces the old 12 V controlled protection method;
Password Sector Protection
is a
highly sophisticated protection method that requires a password before changes to certain sectors or sector
groups are permitted;
WP# Hardware Protection
prevents program or erase in the two outermost 8 Kbytes
sectors of the larger bank.
The device defaults to the Persistent Sector Protection mode. The customer must then choose if the
Standard or Password Protection method is most desirable. The WP# Hardware Protection feature is always
available, independent of the other protection method chosen.
The
VersatileI/O™ (V
CCQ
)
feature allows the output voltage generated on the device to be determined based
on the V
IO
level. This feature allows this device to operate in the 1.8 V I/O environment, driving and receiving
signals to and from other 1.8 V devices on the same bus.
The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin,
by reading the DQ7 (Data# Polling), or DQ6 (toggle)
status bits.
After a program or erase cycle is completed,
the device is ready to read array data or accept another command.
The
sector erase architecture
allows memory sectors to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully erased when shipped from the factory.
Hardware data protection
measures include a low V
CC
detector that automatically inhibits write operations
during power transitions. The
password and software sector protection
feature disables both program and
erase operations in any combination of sectors of memory. This can be achieved in-system at V
CC
level.
The
Program/Erase Suspend/Erase Resume
feature enables the user to put erase on hold for any period of
time to read data from, or program data to, any sector that is not selected for erasure. True background erase
can thus be achieved.
The
hardware RESET# pin
terminates any operation in progress and resets the internal state machine to
reading array data.
2
S29CD-G Flash Family
S29CD-G_00_B1 March 3, 2009
Da ta
Shee t
(Prelimi nar y)
The device offers two power-saving features. When addresses are stable for a specified amount of time, the
device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly reduced in both these modes.
AMD’s Flash technology combines years of Flash memory manufacturing experience to produce the highest
levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunnelling. The data is programmed using hot electron injection.
NXP's LPC3250 has floating-point processor, Ethernet and multi-layer matrix bus, which are very unique, but the operating frequency is only 266MHz. The operating frequency of S3C2440 can reach 400MHz....
If I want to make a simple MP3 player, which audio codec chip is better? Can you list a few more options? And their respective advantages and disadvantages, cost performance, and what is the current m...
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i] Bluetooth is a short-range wireless communication technology. Electronic devices can be connected to each other through Bluetoo...
I have seen some discussion on the forum before about whether the diode is active or passive. I would like to share the concept here and hope you can share your thoughts. What is the difference betwee...
Does the LM1117 series have a negative voltage? I have a few questions: 1. Is the 1117 series an LDO? 2. Does the LM1117 series have a negative voltage? I don't know much about LDO. 3. I don't know mu...
Recently, the U.S. Department of Commerce announced that it would prohibit companies in the country from selling any electronic technology or communication components to ZTE, a Chinese communicatio...[Details]
【JDPCB】Qisda is introducing smart factories in phases. Chairman Chen Qihong said yesterday (25th) that through high automation, order delivery can be accelerated. The current benefits have reached a...[Details]
"Originally, there are many people who can design very good
chips
, but the market does not give domestic
chips
the opportunity to iterate, and domestic companies cannot give engine...[Details]
Using Systick timer to achieve delay 1. SysTick timer characteristics The SysTick timer is a 24-bit down counter, that is, when vlue is decremented to 0, an interrupt is triggered and the load va...[Details]
1. Photovoltaic inverter installation process
1. Preparation before installation
Are the product accessories, installation tools and parts complete? Is the installation environmen...[Details]
After studying the F4 FSMC method to drive the touch screen for a few days, I have gained some understanding, which are listed below. The unorganized record is only for my own reference in the future...[Details]
As many companies listed with
the concept of
touch screen
begin to "transform and upgrade", the official voice of the TP industry is getting smaller and smaller. At the same time, the list o...[Details]
Autonomous driving
and
5G
are the two hot topics that global companies and media are paying the most attention to, and the combination of the two is the focus of everyone's attention....[Details]
This paper proposes a design scheme for an embedded CNC system based on ARM and FPGA. The software and hardware design of the ARM system, the implementation method of hardware fine interpolation ...[Details]
When Amazon quietly launched a product called Elastic Computing Cloud 12 years ago, the Internet industry in China, across the ocean, also ushered in an unprecedented development opportunity. Let's...[Details]
Using the WWDG of STM32F030, it is found that the MCU will not be reset under STOP, just like the sleep mode of STM8S. Paste the watchdog code: /******************************************************...[Details]
If you do not use an external crystal on the STM32, the connection method of OSC_IN and OSC_OUT If you use the internal RC oscillator instead of an external crystal, please follow the following metho...[Details]
Today I am using the AD function of the stm8s microcontroller. There are ten channels from AN0 to AN9 on the microcontroller. I want to use only three of them, AN5 to AN7. //ADC initialization void A...[Details]
For complex calculations, the speed of the microcontroller is too slow. The best way is to manually calculate all the results in advance, store them in ROM in sequence, and then directly check the re...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
