EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-09-FREQ1-15F1JH

Description
Parallel - Fundamental Quartz Crystal, 3MHz Min, 4MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-09-FREQ1-15F1JH Overview

Parallel - Fundamental Quartz Crystal, 3MHz Min, 4MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-09-FREQ1-15F1JH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.002%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance9 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency4 MHz
Minimum operating frequency3 MHz
Maximum operating temperature75 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance200 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
How to select the I/O standard in the Quartus configuration pin?
Help: When configuring pins with Quartus, how do I select the I/O standard in the pin planner? The voltage is configured according to the hardware input voltage in the bank, but how do I select the su...
李豆芽 FPGA/CPLD
Evaluation and Application of Class D Audio Power Amplifiers
Among the basic amplifier topologies, class AB amplifiers have been widely used in various audio products, including mobile phones, mp3 players and PMP systems. Considering that class AB amplifiers ca...
feifei Analog electronics
EV2400 WIN7 64 BQ20Z45
Win7 64-bit, installed Bq20Z45R1, connected EV2400, the hardware properties show USB input device, can be updated to V0.28 through update. But the software reports an error, can not connect the batter...
qwqwqw2088 Analogue and Mixed Signal
Driver project for serial port chip 16550 using 2416 (2450) under wince-----Help!
Dear friends: I have the following project: Serial port driver based on S3C2416, serial port chip 16550, now there is MDD+PDD (middle layer) but lacks the lowest layer initialization code for 16550. D...
tt181003 Embedded System
Digital clock display based on FPGA
Using Verilog HDL language, I can display a needle-type digital clock on LCD through VGA, just like the clock in the date and time properties in the lower right corner of Windows. What I want to ask i...
goodbey155 FPGA/CPLD
Regarding the Hook ZwReadFile issue.
NTSTATUS NewNtReadFile( IN HANDLEFileHandle,IN HANDLEEventOPTIONAL,IN PIO_APC_ROUTINEApcRoutineOPTIONAL,IN PVOIDApcContextOPTIONAL,OUT PIO_STATUS_BLOCKIoStatusBlock,OUT PVOIDBuffer,IN ULONGLength,IN P...
sucuiqin Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1463  1798  721  2293  794  30  37  15  47  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号