0603Y0500682KET datasheet, PDF

0603Y0500682KET: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0068uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size3MB，9 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

0603Y0500682KET Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0068uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Syfer
package instruction	, 0603
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
Manufacturer's serial number	0603
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
Guideline	AEC-Q200
series	AEC-Q200
size code	0603
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	0.8 mm

Automotive Grade

Capacitors

AEC-Q200

Standard Chartered Bank Personal Unsecured Loan: Standard Chartered Bank Personal Unsecured Unsecured Loan Loan Amount: 8000--200,000 Loan Term: 6 months-- 4 years Loan Requirements: 1. 22-60 years old 2. Work in Shanghai, and work for the current c...; troy Embedded System

EEworld Moderator Reward Rules (Effective from August 1, 2017): [font=微软雅黑][size=3]To thank the moderators for their hard work, we have set up the following moderator reward rules:[/size][/font][font=微软雅黑][size=3] [/size][/font][font=微软雅黑][size=3] [/size][b][size=...; eric_wang Suggestions & Announcements

How to use ARM peripherals?: After ARM receives data from FPGA through AXI bridge, how to send the received data through the Ethernet port of ARM? (1) After reading the previous posts in the forum, can I write a socket communicat...; sugizo1991 FPGA/CPLD

STM32: Now I am using STM32F103 chip, operating on Windows, using XP DDK USB BLUK source code to generate a driver, and using that driver directly. USB generates 64K data at a time. It can generate 200K data...; xuexithree stm32/stm8

Wuhan University of Technology-2009 Preliminary Competition Questions: [i=s]This post was last edited by paulhyde on 2014-9-15 08:57[/i] Share@@@@@@@...; 电信丰子凯 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components