EEWORLDEEWORLDEEWORLD

Part Number

Search

DWM-30-61-S-S-250

Description
Board Stacking Connector, 30 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size2MB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

DWM-30-61-S-S-250 Overview

Board Stacking Connector, 30 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT

DWM-30-61-S-S-250 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT
Reach Compliance Codecompli
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL
Contact completed and terminatedMATTE TIN
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial numberDWM
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts30
Base Number Matches1
F-209-1
DWM–20–53–G–S–300
DWM–10–59–G–D–500
HDWM–32–51–G–D–230
Through
T/H
Hole
BOARD STACKER
DWM, HDWM SERIES
Mates with:
SMS, SLM, RSM
SPECIFICATIONS
DWM
For complete specifications
see www.samtec.com?DWM
Insulator Material:
Top: Black LCP
Bottom: Natural
LCP
Terminal Material:
Phosphor Bronze
Plating:
Au over 50µ" (1,27µm) Ni
Current Rating:
1A
Operating Temp Range:
-55°C to + 105°C with Tin
-55°C to + 125°C with Gold
RoHS Compliant:
Yes
B o a rd
Stacking
SO CK ET
PR OF ILE
OV ER AL L PO ST
T/ H
PI N
(O AL )
OV ER AL L
SM T
PI N
(O AL )
BO AR D
SP AC E
ST AC KE R
HE IG HT
HDWM
For complete specifications
see www.samtec.com?HDWM
Same as DWM except
not CSA rated.
TA IL
(1,27mm)
.050" pitch
Note:
Other Gold plating
options available.
Contact Samtec.
Note:
These Series are
non-standard, non-returnable.
TYPE
STRIP
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
ROW
OPTION
STACKER
HEIGHT
OTHER
OPTION
Processing:
Max Processing Temp:
230°C for 60 seconds, or
260°C for 20 seconds 3x
Lead-Free Solderable:
Yes
01
thru
50
DWM
–G
= 10µ" (0,25µm)
Gold on post,
Gold flash
on tail
–S
= Single
Row
–“XXX”
= Stacker
Height
Example:
–250 =
(6,35mm)
.250"
– “XXX”
= Polarized
Position
(Specify
position of
omitted pin)
–D
= Double
Row
–S
= 30µ" (0,76µm)
Gold on post,
Matte Tin
on tail
= Standard Board Spacer
HDWM
= High Temp Board Spacer
50
(1,27) .050 x
No. of Positions
01
(2,48)
.098
02
(1,27) .050 TYP
100
(2,54)
.100
01
(4,98)
.196
(0,46) .018 SQ
99
(0,00)
.000
MIN
OAL
(2,54)
.100
STACKER
HEIGHT
(5,08)
.200
MIN
LEAD
STYLE
–01
–51
–52
–53
–54
–55
–56
–57
–58
–59
–60
–61
OAL
(11,43) .450
(10,41) .410
(10,80) .425
(12,83) .505
(14,10) .555
(15,49) .610
(15,88) .625
(16,51) .650
(17,91) .705
(19,18) .755
(20,96) .825
(26,67) 1.050
www.samtec.com
(0,51)
.020
(0,51) .020 DIA
(3,05)
.120
WWW.SAMTEC.COM
HDMI application market has broad prospects
High-Definition Multimedia Interface (HDMI) has become a widely used interface standard for digital televisions and consumer electronics products, bringing high-quality experience to home entertainmen...
rain MCU
Designing Stable Control Loops.pdf
...
czf0408 Power technology
How to process JPG images (EVC)
The project I am working on is to read a JPG image in EVC and then process it. Now I can read the image and display it on the dialog box, but there is no effect when processing it. I don’t know how to...
healthnr Embedded System
Reliability Design of Multi-Power Circuit
In the circuits of communication systems, there are usually more than two power supplies. In actual engineering applications, batteries are often used to provide backup power. For these circuits, duri...
wzt Power technology
Qt4.7.0 porting process on FS210 development board
[align=left][b]Author: Mr. Feng,[/b]Lecturer at Huaqing Yuanjian Embedded School. 1. Build Qt development environment platform 1. Development environment: ubuntu 12.04 2. Cross-compilation chain: arm-...
farsight2009 Embedded System
Please tell me how to use logic circuit to generate such timing
As shown in the figure below, A and B are inputs, and C is output. After B generates a high level, C outputs a high level at the rising edge of A. C outputs a low level at the rising edge of B. If B m...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1137  1871  837  2525  2152  23  38  17  51  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号