EEWORLDEEWORLDEEWORLD

Part Number

Search

23S09E-1DCGI

Description
SOIC-16, Tube
Categorylogic    logic   
File Size178KB,9 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

23S09E-1DCGI Online Shopping

Suppliers Part Number Price MOQ In stock  
23S09E-1DCGI - - View Buy Now

23S09E-1DCGI Overview

SOIC-16, Tube

23S09E-1DCGI Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Manufacturer packaging codeDCG16
Reach Compliance Codecompli
ECCN codeEAR99
series23S
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length9.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times9
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.25 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax200 MHz
Base Number Matches1
IDT23S09E
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY
CLOCK BUFFER, SPREAD
SPECTRUM COMPATIBLE
FEATURES:
DESCRIPTION:
IDT23S09E
• Phase-Lock Loop Clock Distribution
• 10MHz to 200MHz operating frequency
• Distributes one clock input to one bank of five and one bank of
four outputs
• Separate output enable for each output bank
• Output Skew < 250ps
• Low jitter <200 ps cycle-to-cycle
• IDT23S09E-1 for Standard Drive
• IDT23S09E-1H for High Drive
• No external RC network required
• Operates at 3.3V V
DD
• Spread spectrum compatible
• Available in SOIC and TSSOP packages
The IDT23S09E is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 200MHz.
The IDT23S09E is a 16-pin version of the IDT23S05E. The IDT23S09E
accepts one reference input, and drives two banks of four low skew clocks.
The -1H version of this device operates up to 200MHz frequency and has
higher drive than the -1 device. All parts have on-chip PLLs which lock
to an input clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad. In the absence of an input clock, the
IDT23S09E enters power down. In this mode, the device will draw less
than 12µA for Commercial Temperature range and less than 25µA for
Industrial temperature range, and the outputs are tri-stated.
The IDT23S09E is characterized for both Industrial and Commercial
operation.
FUNCTIONAL BLOCK DIAGRAM
16
CLKOUT
1
REF
PLL
2
CLKA1
3
CLKA2
14
CLKA3
15
CLKA4
S2
S1
8
9
Control
Logic
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2006 Integrated Device Technology, Inc.
MAY 2010
DSC - 6399/11

23S09E-1DCGI Related Products

23S09E-1DCGI 23S09E-1HDCGI
Description SOIC-16, Tube SOIC-16, Tube
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code SOIC SOIC
package instruction SOP, SOP16,.25 SOP,
Contacts 16 16
Manufacturer packaging code DCG16 DCG16
Reach Compliance Code compli compliant
ECCN code EAR99 EAR99
series 23S 23S
Input adjustment STANDARD MUX
JESD-30 code R-PDSO-G16 R-PDSO-G16
JESD-609 code e3 e3
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 3 3
Number of functions 1 1
Number of terminals 16 16
Actual output times 9 8
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output characteristics 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
Same Edge Skew-Max(tskwd) 0.25 ns 0.25 ns
Maximum supply voltage (Vsup) 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
minfmax 200 MHz 200 MHz
On-line debugging method for embedded processors
In FPGA design, embedded processor soft cores (such as MicroBlaze, PicoBlaze, etc.) are used to form a programmable system on chip (SOPC). Compared with ASIC, it has better modifiability and maintaina...
Aguilera Microcontroller MCU
Inverter washing machine solution based on TI C2000 series
[p=24, null, left][color=rgb(51, 51, 51)][size=13px]In today's world where energy conservation and environmental protection are the most important, the concept of frequency conversion is no longer unf...
sherley Microcontroller MCU
"Qinheng Evaluation Board Sincerely Send" Activity Q&A Post
[font=微软雅黑][size=4]Strongly recommend Qinheng event to everyone: [/size][/font][url=https://bbs.eeworld.com.cn/thread-1075927-1-1.html][font=微软雅黑][size=4]Qinheng benefits are here, evaluation board is...
okhxyyo MCU
Senior people from well-known companies take on part-time FPGA jobs
[i=s] This post was last edited by zhumj116 on 2016-3-8 22:23 [/i] [color=#444444][font=微软雅黑, arial][size=16px] I worked in Datang Telecom for more than 5 years in FPGA design, and then continued to w...
zhumj116 Recruitment
Newbie questions about GrContextFontset
I want to know which header file GrContextFontset is included in. It keeps showing Undefined symbol GrContextFontset (referred from dddisplay.o). I can't reference the function normally? Can anyone te...
allyshenlin Microcontroller MCU
External interrupt flag cannot be cleared
When the MSP430 program is initialized, P2IFG=0X00, but when emulating, it is found that P2IFG=0x38, that is, 2.3, 2.4, 2.5 are always set and cannot be cleared. During the use of the program, the int...
yanzi_1987 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2728  884  1161  1263  2829  55  18  24  26  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号