out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain
the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such ap-
plications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
03/16/2011
1
IS42S81600E, IS42S16800E
DEVICE OVERVIEW
The 128Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V V
dd
and 3.3V V
ddq
memory systems containing 134,217,728
bits. Internally configured as a quad-bank DRAM with a
synchronous interface. Each 33,554,432-bit bank is orga-
nized as 4,096 rows by 512 columns by 16 bits or 4,096
rows by 1,024 columns by 8 bits.
The 128Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 128Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE function
enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1 select the bank; A0-A11 select the row). The READ
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (FOR 2MX16X4
BANKS ONLY)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
16
2
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
MODE
REGISTER
12
REFRESH
CONTROLLER
DQ 0-15
SELF
REFRESH
CONTROLLER
A10
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
12
16
DATA OUT
BUFFER
V
DD
/V
DDQ
V
ss
/V
ss
Q
16
REFRESH
COUNTER
4096
4096
4096
4096
ROW DECODER
MULTIPLEXER
12
MEMORY CELL
ARRAY
ROW
ADDRESS
LATCH
12
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
9
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
03/16/2011
IS42S81600E, IS42S16800E
PIN CONFIGURATIONS
54 pin TSOP - Type II for x8
V
DD
DQ0
V
DD
Q
NC
DQ1
V
SS
Q
NC
DQ2
V
DD
Q
NC
DQ3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SS
Q
NC
DQ6
V
DD
Q
NC
DQ5
V
SS
Q
NC
DQ4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A9
BA0, BA1
DQ0 to DQ7
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
Data Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
03/16/2011
3
IS42S81600E, IS42S16800E
PIN CONFIGURATIONS
54 pin TSOP - Type II for x16
V
DD
DQ0
V
DD
Q
DQ1
DQ2
V
SS
Q
DQ3
DQ4
V
DD
Q
DQ5
DQ6
V
SS
Q
DQ7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SS
Q
DQ14
DQ13
V
DD
Q
DQ12
DQ11
V
SS
Q
DQ10
DQ9
V
DD
Q
DQ8
V
SS
NC
DQMH
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
dd
Vss
V
ddq
Vss
q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
03/16/2011
IS42S81600E, IS42S16800E
PIN CONFIGURATION
54-ball TF-BGA for x16 (Top View) (8.00 mm x 8.00 mm Body, 0.8 mm Ball Pitch)
DSP is burned into Flash, the simulation can run, it can run without power failure and unplugging the emulator, but it cannot run after power failure and restart. At this time, just connect the emulat...
[i=s]This post was last edited by paulhyde on 2014-9-15 03:22[/i] I am learning Renesas from scratch and I don’t have any programs. . . . . . . . . . . Please share:Cry: :Cry: :Cry:...
It has been a while since I started collecting information. Although I have been working on it intermittently, I have finally achieved results. I am using a CM3 microcontroller here, and I used the st...
Recently, the first Digital China Summit was held in Fuzhou, attracting many domestic ICT industry giants to participate in the exhibition. The long queues outside the venue, the noisy and exciting...[Details]
On April 17, the U.S. Department of Commerce suddenly announced that it would completely ban U.S. companies from
selling parts, goods, software and technology
to
ZTE
within 7 years. This als...[Details]
Regarding the PHY construction of LWIP, the PHY chip used is LAN8720A, RMII mode. Regarding the hardware connection part, the Atomic board F407 is used, and the hardware connection is as follows: ...[Details]
As many companies listed with
the concept of
touch screen
begin to "transform and upgrade", the official voice of the TP industry is getting smaller and smaller. At the same time, the list o...[Details]
1. Introduction to MC68K CPU The MC683xx series of microcontrollers are composed of the famous MOTOROLA 32-bit microprocessors such as MC68K, 68020, 68040, and the compatible 68K, CPU32, CPU3...[Details]
I believe that many netizens who have watched "Interstellar" will remember this classic line, "Do not go gentle into this good night, nor let passion be drowned by the gloom of twilight". Different...[Details]
What are your expectations and ideas
for
the future of
Xiaomi Mi Band
?
Xiaomi Mi Band’s
official Weibo shared many netizens’ thoughts on
the future direction and functions
of Xiao...[Details]
OSC_IN and OSC_OUT are external crystal pins by default. If you do not use an external crystal oscillator on the STM32, how to connect OSC_IN and OSC_OUT If you use the internal RC oscillator instead...[Details]
Note: This STM32 microcontroller is the STM32F103 series. The ADC of Stm32 has DMA function. This is beyond doubt and is what we use most! However, if we want to sample a signal (such as a pulse sign...[Details]
For complex calculations, the speed of the microcontroller is too slow. The best way is to manually calculate all the results in advance, store them in ROM in sequence, and then directly check the re...[Details]
The isp made a brief summary. Through online programming (the chip is programmed by continuously resetting the chip while the high voltage is converted), the MCU's flash, eeprom, fuse bits, encryptio...[Details]
While imaging industry experts know that Apple has designed a complex 3D camera for its iPhone X, called "TrueDepth," most of the details of the 3D system inside the module, including chips, componen...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
