EEWORLDEEWORLDEEWORLD

Part Number

Search

AT17LV65-10PJ

Description
Configuration Memory, 64KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8
Categorystorage    storage   
File Size616KB,26 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance
Download Datasheet Parametric View All

AT17LV65-10PJ Overview

Configuration Memory, 64KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8

AT17LV65-10PJ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeDIP
package instructionDIP,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresIT CAN OPERATES ON 4.75-5.25 RANGE SUPPLY VOLTAGE ALSO
Maximum clock frequency (fCLK)10 MHz
JESD-30 codeR-PDIP-T8
JESD-609 codee3
length9.271 mm
memory density65536 bit
Memory IC TypeCONFIGURATION MEMORY
memory width1
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count65536 words
character code64000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64KX1
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height5.334 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width7.62 mm
Features
EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration
Programs for Field Programmable Gate Arrays (FPGAs)
Supports both 3.3V and 5.0V Operating Voltage Applications
In-System Programmable (ISP) via Two-Wire Bus
Simple Interface to SRAM FPGAs
Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera
®
FLEX
®
, APEX
Devices, ORCA
®
, Xilinx
®
XC3000, XC4000, XC5200, Spartan
®
, Virtex
®
FPGAs
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
Very Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC and 44-lead TQFP
Packages
Emulation of Atmel’s AT24CXXX Serial EEPROMs
Low-power Standby Mode
High-reliability
– Endurance: 100,000 Write Cycles
– Data Retention: 90 Years for Industrial Parts (at 85° C) and 190 Years for
Commercial Parts (at 70° C)
Green (Pb/Halide-free/RoHS Compliant) Package Options Available
FPGA
Configuration
EEPROM
Memory
AT17LV65
AT17LV128
AT17LV256
AT17LV512
AT17LV010
AT17LV002
AT17LV040
3.3V and 5V
System Support
1. Description
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-
lead PLCC, 20-lead SOIC and 44-lead TQFP, see
Table 1-1.
The AT17LV series
Configurators uses a simple serial-access procedure to configure one or more FPGA
devices. The user can select the polarity of the reset function by programming four
EEPROM bytes. These devices also support a write-protection mechanism within its
programming mode.
The AT17LV series configurators can be programmed with industry-standard pro-
grammers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.
2321I–CNFG–2/08
Kinetis-K40FreeRTOS_V7.1.0 transplantation learning record (Part 3)
3. Define the prvSLCDDisplayTask functionstaticvoidprvSLCDDisplayTask(void*pvParameters){ portTickTypexLastWakeTime; const portTickType xFrequency = 1000; //Define the required frequencyxLastWakeTime ...
bluehacker NXP MCU
Tetris based on PROTEUS
[i=s] This post was last edited by paulhyde on 2014-9-15 09:43 [/i] Tetris based on PROTEUS [[i] This post was last edited by open82977352 on 2010-9-17 08:37 [/i]]...
xfh168168 Electronics Design Contest
The late arrival of RFID standards has made people more worried about safety risks
[font=Times New Roman]"We are solving the problem of mass production of RF-SIM cards. We believe that within this year, we will gradually carry out large-scale testing of RF-SIM cards, so that the pub...
FPGA/CPLD
About RTCC and timer functions of PIC32MX320F128L microcontroller
Hello, experts: I recently made a monitoring system and chose the PIC32MX320F128L microcontroller: The timing requirements are as follows: 1.1. After the system has been in continuous main power opera...
lei619lei Microchip MCU
TI's commonly used DSP chips can be summarized into three series:
The TMS320C2000 series, called DSP controller, integrates flash memory, high-speed A/D converter, reliable CAN module and peripheral modules for digital motor control. It is suitable for control field...
灞波儿奔 DSP and ARM Processors
Anyi Internet Cafe Firewall
The article comes from: http://blog.sina.com.cn/s/blog_5997675201009ya6.htm Recently, Internet cafes in various places often experience disconnection. The technical staff found that someone maliciousl...
syssys Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1959  1559  588  1570  179  40  32  12  4  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号