EEWORLDEEWORLDEEWORLD

Part Number

Search

AT17N256-10PJ

Description
Configuration Memory, 256KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8
Categorystorage    storage   
File Size295KB,18 Pages
ManufacturerAtmel (Microchip)
Environmental Compliance
Download Datasheet Parametric View All

AT17N256-10PJ Overview

Configuration Memory, 256KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8

AT17N256-10PJ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAtmel (Microchip)
Parts packaging codeDIP
package instructionDIP,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum clock frequency (fCLK)10 MHz
JESD-30 codeR-PDIP-T8
JESD-609 codee3
length9.271 mm
memory density262144 bit
Memory IC TypeCONFIGURATION MEMORY
memory width1
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX1
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height5.334 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width7.62 mm
Features
EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field
Programmable Gate Arrays (FPGAs)
Available as a 3.3V (±10%) Commercial and Industrial Version
Simple Interface to SRAM FPGAs
Pin Compatible with Xilinx
®
XC17SXXXA and XC17SXXXXL PROMs
Compatible with Xilinx Spartan
®
-II, Spartan-IIE and Spartan XL FPGAs in Master Serial
Mode
Very Low-power CMOS EEPROM Process
Available in 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a
Specific Density
Low-power Standby Mode
High-reliability
– Endurance: Minimum 10 Write Cycles
– Data Retention: 20 Years at 85°C
FPGA
Configuration
Memory
AT17N256
AT17N512
AT17N010
AT17N002
AT17N040
3.3V
System Support
Description
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-to-
use, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17N series device is packaged in the 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and
44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple serial-
access procedure to configure one or more FPGA devices.
The AT17N series configurators can be programmed with industry-standard program-
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and
factory programming.
Table 1.
AT17N Series Packages
Package
8-lead PDIP
8-lead SOIC
20-lead SOIC
44-lead TQFP
AT17N256
Yes
Yes
Yes
AT17N512/
AT17N010
Yes
Yes
AT17N002
Yes
Yes
AT17N040
Yes
3020C–CNFG–08/07
1
How to dial up to the Internet via a Bluetooth phone
I want to realize that Wince device connects to Bluetooth mobile phone through Bluetooth module to dial up Internet. Currently, a colleague has realized the function of connecting the device to Blueto...
xgl_1982 Embedded System
I added the library file DriverLib but there is still an error. Please help! ! Urgent solution!
Compilation error of code based on lm3s6911 chip written by keil: cannot open lm3s6911f10x.h. I have also added the library file DriverLib.lib, but there are still errors that need to be solved. Pleas...
zhaomonuo MCU
EETALK - What would you do with the Raspberry Pi 2nd Generation that supports Windows 10?
[font=微软雅黑][size=3] "The cheapest computer in the world" -- Raspberry Pi (element14, RS Components) announced the sale of the second generation version. The price is the same as the previous generatio...
eric_wang Mobile and portable
Discussion: The demand and management of PLM system in EDA design field
【 Introduction 】   Product Lifecycle Management (PLM) is a broad concept that includes product information management, where product information includes all processes from initial market definition, ...
fighting FPGA/CPLD
Electric baking pan has arrived, thanks to Renesas
I wrote my home address directly. My dad informed me that the goods had arrived the day before yesterday. I feel so happy. I can now grill meat and make pancakes~:)...
sinde Renesas Electronics MCUs
There are many ways for computers to leak information. Analyzing CPU noise can crack encrypted information
A study conducted by the Weizmann Institute in Israel has initially confirmed that it is possible to decrypt encrypted information by analyzing the noise emitted by computer chips. The researchers rec...
zzzzer16 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 723  1209  508  683  432  15  25  11  14  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号