EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72201L20J

Description
FIFO, 256X9, 12ns, Synchronous, CMOS, PQCC32, 0.050 INCH PITCH, PLASTIC, LCC-32
Categorystorage    storage   
File Size196KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT72201L20J Overview

FIFO, 256X9, 12ns, Synchronous, CMOS, PQCC32, 0.050 INCH PITCH, PLASTIC, LCC-32

IDT72201L20J Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFJ
package instruction0.050 INCH PITCH, PLASTIC, LCC-32
Contacts32
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time12 ns
Maximum clock frequency (fCLK)50 MHz
period time20 ns
JESD-30 codeR-PQCC-J32
JESD-609 codee0
length13.97 mm
memory density2304 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level1
Number of functions1
Number of terminals32
word count256 words
character code256
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256X9
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC32,.5X.6
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Maximum seat height3.55 mm
Maximum standby current0.08 A
Maximum slew rate0.08 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
width11.43 mm
IDT72421/72201/72211/72221/72231/72241 CMOS SyncFIFO™
64 x 9, 256 x 9, 512 x 9, 1024 x 9, 2048 x 9 and 4096 x 9
CMOS SyncFIFO™
64 X 9, 256 x 9, 512 x 9,
1024 X 9, 2048 X 9 and 4096 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Integrated Device Technology, Inc.
IDT72421
IDT72201
IDT72211
IDT72221
IDT72231
IDT72241
FEATURES:
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1024 x 9-bit organization (IDT72221)
2048 x 9-bit organization (IDT72231)
4096 x 9-bit organization (IDT72241)
12 ns read/write cycle time (IDT72421/72201/72211)
15 ns read/write cycle time (IDT72221/72231/72241)
Read and write clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can
be set to any depth
Programmable Almost-Empty and Almost-Full flags
default to Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance
state
Advanced submicron CMOS technology
Available in 32-pin plastic leaded chip carrier (PLCC),
ceramic leadless chip carrier (LCC), and 32-pin Thin
Quad Flat Pack (TQFP)
For Through-Hole product please see the IDT72420/
72200/72210/72220/72230/72240 data sheet
Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The IDT72421/72201/72211/72221/72231/72241
SyncFIFO™ are very high-speed, low-power First-In, First-
Out (FIFO) memories with clocked read and write controls.
The IDT72421/72201/72211/72221/72231/72241 have a 64,
256, 512, 1024, 2048, and 4096 x 9-bit memory array,
respectively. These FIFOs are applicable for a wide variety of
data buffering needs such as graphics, local area networks
and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input
port is controlled by a free-running clock (WCLK), and two
write enable pins (
WEN1
, WEN2). Data is written into the
Synchronous FIFO on every rising clock edge when the write
enable pins are asserted. The output port is controlled by
another clock pin (RCLK) and two read enable pins (
REN1
,
REN2
). The read clock can be tied to the write clock for single
clock operation or the two clocks can run asynchronous of one
another for dual-clock operation. An output enable pin (
OE
) is
provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (
EF
)
and Full (
FF
). Two programmable flags, Almost-Empty (
PAE
)
and Almost-Full (
PAF
), are provided for improved system
control. The programmable flags default to Empty+7 and Full-
7 for
PAE
and
PAF
, respectively. The programmable flag
offset loading is controlled by a simple state machine and is
initiated by asserting the load pin (
LD
).
The IDT72421/72201/72211/72221/72231/72241 are
fabricated using IDT’s high-speed submicron CMOS
technology. Military grade product is manufactured in
compliance with the latest revision of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
WCLK
D
0
- D
8
WEN1
WEN2
INPUT REGISTER
LD
OFFSET REGISTER
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1024 x 9,
2048 x 9, 4096 x 9
FLAG
LOGIC
EF
PAE
PAF
FF
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
RS
REN1
REN2
OE
Q
0
- Q
8
2655 drw 01
SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
DECEMBER 1995
DSC-2655/6
5.07
1
Answer questions to win JD.com cards | "Portfolio of ON Semiconductor and Avnet IoT Innovation Design Competition"
The "Onsemi and Avnet IoT Innovation Design Competition Works Collection" mainly includes the design experience of netizens in the DIY process of the Onsemi and Avnet IoT Innovation Design Competition...
EEWORLD社区 RF/Wirelessly
F7's hardware I2C reading data does not work! ! Help
[i=s] This post was last edited by Tiantianhaoqingqing at 2015-11-9 15:50 [/i] F7 uses hardware I2C to read data from MPU6050, but the program does not run and cannot read data!! I still don’t underst...
天天好心情亲 stm32/stm8
CE 6.0 simulator supports MFC issues
I saw on the Internet that if you manually add the mfc dll corresponding to the cpu under vs2005\vc\ce\dll to NK.bin, the simulator can support MFC APP, but I added it and there is no response. The AP...
less_than Embedded System
Pre-registration for the September 23rd live broadcast with prizes | Nexperia’s efficient ESD solutions for connected car applications
As traditional cars are developing rapidly towards green environmental protection, intelligent driving, and interconnection, a large number of electronic components with various functions are widely u...
EEWORLD社区 Automotive Electronics
What is this resistor for?
What is the use of this R8? Can I short-circuit R8 directly?...
aq1261101415 Analog electronics
How to use classes in C6678 programs
I want to introduce the idea of database when designing C6678 algorithm. I saw that CCS can define classes, but when I define a class, it shows an error. Are there any prerequisites or settings requir...
YUCHAO DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 92  256  2057  1542  2089  2  6  42  32  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号