Features
•
•
•
•
•
•
•
•
•
•
Full Field Image Sensor 3500 x 2300 Pixels
Pixel 10 µm x 10 µm Photo-MOS with 100% Aperture
Image Zone: 35 mm x 23 mm
Frame Readout Through One, Two or Four Outputs
Built-in Region of Interest Structure
Data Rates Up to 4 x 25 MHz (Compatibility with 10 Frames/Seconds)
High Dynamic Range (Up to 3000), at Room Temperature and at 25 MHz Frequency
Very Low Dark Current (MPP Mode)
Optimized Resolution and Responsivity in the 400 - 1100 nm Spectrum
Additional Full-frame Operating Modes
– 2627 x 2300 pixels of 10 µm x 10 µm (3 zones)
– Binning 4 x 4 Pixels (Format 875 x 575 Pixels of 40 µm x 40 µm)
– Binning 2 x 2 Pixels (Format 1750 x 1150 Pixels of 20 µm x 20 µm)
•
On-request Frame Transfer Architecture
– 1750 Active Lines, One Memory Zone with Frame Readout
Through One or Two Outputs
– 1750 Active Lines, Two Memories Zones with Frame Readout
Through Two or Four Outputs
•
Flexibility and Performance Make Device Suitable for Digital Photography, Graphic
Arts, Medical and Industrial Applications
8M-pixel Image
Sensor
AT71200M
Description
Atmel’s AT71200M is a full-frame sensor based on charge-coupled device (CCD)
technology. It can be used in a wide range of applications thanks to operating mode
flexibility, very high definition and high dynamic range.
The nominal photosensitive area is made up of 2300 x 3500 useful pixels and is split
into four independent zones that are driven separately by four independant four-phase
clocksets. Thus the sensor can be used in up to 15 main modes.
The large format and high definition make the device suitable for any application
requiring precision and accuracy.
The high sensitivity of the 10 µm x 10 µm pixels with 100% aperture provides a large
bandwidth of response with up to 1100 nm wavelength.
Two serial registers and four independent output amplifiers offer a high-frequency
functionality of up to 17 frames per second and a 12-bit dynamic range.
Rev. 2134A–IMAGE–02/03
1
Pinout
Figure 1.
AT71200M Pinout
19
18
17
16
15
14
VDD3
VS3
VGS3
ΦS3
ΦR3
ΦLA8 ΦLA5
ΦLA6
VSS
VSS
ΦLA1
ΦLA2
ΦLA4 ΦS4
ΦR4
VGS4
VS4
VDD4
VOS3 VDR3 VGL3
VSS
ΦLA7 ΦLA3
VSS
VGL4
VDR4 VOS4
VDEA
ΦFCA
VSS
ΦTA
VOS3
VSS
VSS
Register A
VOS4
VSS1 VFCA
ΦPA3 ΦPA4
ΦPB4 ΦPB3
Zone A
ΦPB1 ΦPB2
ΦPA2 ΦPA1
Zone B
6
5
4
3
2
1
ΦPD1 ΦPD4
ΦPD2 ΦPD3
Zone C
ΦPC4 ΦPC1
ΦPC3 ΦPC2
ΦTB
ΦFCB
VDEB
Zone D
VFCB VSS1
VOS1
VSS
VSS
VGL1
ΦR1
VGS1
ΦS1
Register B
VSS
ΦLB2
ΦLB3 ΦLB7
VSS
VSS
ΦLB6
ΦLB5
VSS
ΦLB8
VOS2
VSS
ΦR2
ΦS2
VOS1 VDR1
VDD1
VS1
VGL2 VDR2 VOS2
VGS2 VS2
VDD2
ΦLB4 ΦLB1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
2
AT71200M
2134A–IMAGE–02/03
AT71200M
Table 1.
AT71200M Pinout
Signal Name
ΦLB[1:8]
ΦLA[1:8]
ΦS[1:4]
VGL[1:4]
VGS[1:4]
VOS[1:4]
VDD[1:4]
VS[1:4]
ΦR[1:4]
VDR[1:4]
ΦPA[1:4]
ΦPB[1:4]
ΦPC[1:4]
ΦPD[1:4]
ΦTA, ΦTB
VDEA, VDEB
VFCA, VFCB
ΦFCA, ΦFCB
VSS
Pin Number
F1, F2, G2, E1, J1, J2, H2, K1
J19, J18, H18, K19, F19, F18,
G18, E19
D1, L1, D19, L19
C2, M2, C18, M18
C1, M1, C19, M19
A2, P2, A18, P18
A1, P1, A19, P19
B1, N1, B19, N19
D2, L2, D18, L18
B2, N2, B18, N18
P14, N14, N15, P15
A14, B14, B15, A15
P6, P5, N5, N6
A6, A5, B5, B6
B16, N4
A17, P3
P16, A4
A16, P4
A3, B3, B4, E2, G1, H1, K2, M3,
B17, E18, G19, H19, K18, N16,
N17, P17
Function
B readout register clocks
A readout register clocks
Summing clocks of the outputs 1, 2, 3 and 4
Readout gate bias of the outputs 1, 2, 3 and 4
Output gate bias of the outputs 1, 2, 3 and 4
Output video signals 1, 2, 3 and 4
Output amplifier drain supplies of the outputs 1, 2, 3 and 4
Output amplifier source biases of the outputs 1, 2, 3 and 4
Reset clocks of the outputs 1, 2, 3 and 4
Reset bias of the outputs 1, 2, 3 and 4
A image zone clocks
B image zone clocks
C image zone clocks
D image zone clocks
Transfer gates from the image zone to the readout registers A
and B respectively
Shield drains
Region of interest drains
Region of interest clocks
Substrate bias
3
2134A–IMAGE–02/03
Block Diagram
Figure 2.
AT71200M Block Diagram – Top View
Φ
LAi (i = 1 to 8)
2-phase horizontal clocks
12 pre-scan elements
Fast clear structure
(Φ
FCA
, V
FCA
)
V
OS3
12
Uni- or Bi-directional Readout Register A
12
V
OS4
Φ
PAi (i = 1 to 4)
vertical clocks
873 lines - Zone A
4 dummy lines
(photosensitive)
Φ
PBi (i = 1 to 4)
vertical clocks
877 lines - Zone B
16 dark references
(100% black)
Full-field Image Sensor
3500 x 2300 active pixels
16 dark references
(100% black)
8 insulating columns
(photosensitive)
877 lines - Zone C
Φ
PCi (i = 1 to 4)
vertical clocks
8 insulating columns
(photosensitive)
4 dummy lines
(photosensitive)
873 lines - Zone D
First useful pixel
on V
OS1
output
Φ
PDi (i = 1 to 4)
vertical clocks
V
OS1
12
Uni- or Bi-directional Readout Register B
12
V
OS2
Φ
LBi (i = 1 to 8)
2-phase horizontal clocks
Fast clear structure
(Φ
FCB
, V
FCB
)
4
AT71200M
2134A–IMAGE–02/03
AT71200M
Architectural
Overview
General Parameters
Table 2.
General Parameters
Parameters
Pixel size
Number of useful pixels on one line
Number of useful lines
Number of readout register
Number of outputs
MPP technology
Region of interest structures on readout registers
Built-in antiblooming
Pixel mode
Readout register mode
Note:
1. The design allows the full frame to be read through one, two or four outputs.
Value
10 µm x 10 µm
2300
3500
2
4
(1)
yes
yes
no
4-phase
2-phase
5
2134A–IMAGE–02/03
京公网安备 11010802033920号
EEWORLD
