ABM3B-FREQ-18-R050-C-4-G datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABM3B-FREQ-18-R050-C-4-G

ABM3B-FREQ-18-R050-C-4-G: DescriptionParallel - Fundamental Quartz Crystal, 16MHz Min, 60MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN; CategoryPassive components Crystal/resonator; File Size150KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABM3B-FREQ-18-R050-C-4-G Overview

Parallel - Fundamental Quartz Crystal, 16MHz Min, 60MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

ABM3B-FREQ-18-R050-C-4-G Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
package instruction	ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
Reach Compliance Code	compliant
Other features	BULK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.0015%
frequency tolerance	30 ppm
JESD-609 code	e4
load capacitance	18 pF
Installation features	SURFACE MOUNT
Maximum operating frequency	60 MHz
Minimum operating frequency	16 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
physical size	L5.0XB3.2XH1.1 (mm)/L0.197XB0.126XH0.043 (inch)
Series resistance	50 Ω
surface mount	YES
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

CERAMIC SMD CRYSTAL

ABM3B

FEATURES:

• Fundamental mode.

• Suitable for reflow.

• Tight Stability available.

• Ceramic package and metal lid assures high precision and reliability.

• Seam sealing.

RoHS

Compliant

5.0 X 3.2 X 1.1mm

| | | | | | | | | | | | | | |

APPLICATIONS:

• Cellular telephones, Pagers.

• Communication and Test equipment.

• High Density applications.

• PCMCIA and wireless applications.

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency Range

Operation Mode

Operating Temperature

Storage Temperature

Frequency Tolerance @ 25°C

Frequency Stability over the

Operating Temperature

(Ref to + 25°C)

Equivalent Series Resistance

Shunt Capacitance C0

Load Capacitance CL

Drive Level

Aging (First Year) @ 25°C ± 3°C

Insulation Resistance

ABM3B Series

8.0 MHz - 60.0 MHz (61 MHz - 125 MHz : Contact

ABRACON for assistance)

Fundamental

- 10°C to + 60°C (see options)

- 40°C to + 85°C

± 50 ppm max. (see options)

TABLE 1 - Standard ESR

FREQ (MHz) ESR (

)max.

8.0 - 9.999

200

10.0 - 11.999

100

12.0 - 15.999

16.000 - 60.000

± 50 ppm max. (see options)

See table 1

7 pF max.

18 pF (see options)

100

W max., 10

W typical

± 5ppm max.

500 MΩ min at 100Vdc ± 15 V

OPTIONS AND PART IDENTIFICATION:

ABM3B - Frequency -

Height (mm)

Blank

1.1mm max

0.8mm max

-R

- -

Freq. Stability

± 10 ppm (*)

± 15 ppm (*)

± 20 ppm

± 25 ppm

± 30 ppm

± 35 ppm

± 100 ppm (#)

*Contact ABRACON for

tighter freq. stability.

Load Capacitance (pF)

6 to 32

Contact ABRACON for CL values

outside standard range.

Operating Temp.

0°C to +70°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

-40°C to +105°C

-55°C to +125°C

*Contact ABRACON for assistance.

ESR

RXXX

Freq. Tolerance

± 10 ppm

± 15 ppm

± 20 ppm

± 25 ppm

± 30 ppm

*Contact ABRACON for

tolerances not listed.

(#) For extended temperatures

Packaging

Blank

Bulk

Tape and

Reel

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 07.10.07

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Electric blanket cycle timer circuit

KA2311 (toy) radio remote control receiving control and regulating circuit

Oscillator circuit that can be switched by external signals

Positive and negative voltage output circuit diagram

CMOS touch lock key circuit

Computer motherboard circuit diagram 830_23

Help: ARM labeling problem: $IF (EXTERNAL_MODE) CODE_BASE EQU 0x80000000 $ELSE CODE_BASE EQU 0x00000000 $ENDIF AREA STARTUPCODE, CODE, AT CODE_BASE // READONLY, ALIGN=4 PUBLIC __startup EXTERN CODE32 (?C?INIT) ;EXTERN CODE32 (ma...; 奔向火星 ARM Technology

BMP library management based on FPGA.pdf: BMP library management based on FPGA.pdf...; zxopenljx FPGA/CPLD

Upload some information: [i=s]This post was last edited by paulhyde on 2014-9-15 09:26[/i][[i]This post was last edited by HiVi1120 on 2009-8-22 17:29[/i]]...; HiVi1120 Electronics Design Contest

485 automatic transceiver circuit question: The following is a 485 automatic control transceiver circuit found on the InternetNormally, TXD is always high, the control pin is low, and it is in the state of receiving data. When sending data, whe...; suoma MCU

About the 68013A automatic pointer: I use the 68013A chip and the GPIF interface to control the MAX115 to read and write data. In the GPIF initialization code (generated by GPIF Designer), there is a part that transfers the waveform des...; wenyang1986 Embedded System

Purgatory Legend-Generate War: The main function of generate is to copy module, net, reg, parameter, assign, always, task, function. Here, we mainly introduce the combination of generate and for.1. generate_forWhen using generate_f...; 梦翼师兄 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components