V58C512804SBI-5 datasheet, PDF

Datasheet> All Categories > storage> storage> V58C512804SBI-5

V58C512804SBI-5: DescriptionDDR DRAM, 64MX8, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, GREEN, PLASTIC, MS-024FC, TSOP2-66; Categorystorage storage; File Size926KB，62 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V58C512804SBI-5 Overview

DDR DRAM, 64MX8, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, GREEN, PLASTIC, MS-024FC, TSOP2-66

V58C512804SBI-5 Parametric

Parameter Name	Attribute value
Maker	ProMOS Technologies Inc
Parts packaging code	TSSOP2
package instruction	0.400 X 0.875 INCH, GREEN, PLASTIC, MS-024FC, TSOP2-66
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.7 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G66
length	22.22 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	66
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX8
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	2.6 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	10.16 mm

Preview

Download Datasheet

View All

V58C2512(804/404/164)SB

HIGH PERFORMANCE 512 Mbit DDR SDRAM

4 BANKS X 16Mbit X 8 (804)

4 BANKS X 32Mbit X 4 (404)

4 BANKS X 8Mbit X 16 (164)

DDR400

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

6ns

5ns

200 MHz

DDR333

6ns

166 MHz

DDR266

7.5ns

133 MHz

Features

■

High speed data transfer rates with system frequency

up to 200MHz

■

Data Mask for Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency: 2.5, 3

■

Programmable Wrap Sequence: Sequential

or Interleave

■

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

■

Automatic and Controlled Precharge Command

■

Power Down Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 8192 cycles/64 ms

■

Available in 60 Ball FBGA AND 66 Pin TSOP II

■

SSTL-2 Compatible I/Os

■

Double Data Rate (DDR)

■

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

■

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

■

Differential clock inputs CK and CK

■

Power Supply 2.5V ± 0.2V

■

Power Supply 2.6V ± 0.1V for DDR400

■

tRAS lockout supported

■

Concurrent auto precharge option is supported

*Note:

(-5) Supports PC3200 module with 3-3-3 timing

(-6) Supports PC2700 module with 2.5-3-3 timing

(-75) Supports PC2100 module with 2.5-3-3 timing

Description

The V58C2512(804/404/164)SB is a four bank DDR

DRAM organized as 4 banks x 16Mbit x 8 (804), 4 banks x

32Mbit x 4 (404), 4 banks x 8Mbit x 16 (164). The

V58C2512(804/404/164)SB achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

V58C2512(804/404/164)SB Rev.1.3 April 2006

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-5

•

Power

Std.

•

-6

•

-75

•

Temperature

Mark

Blank

Recommended Resources

FM modulator strong-weak signal switching circuit c

Infrared thermometer control circuit diagram

Bidirectional thyristor zero-crossing switching circuit controlled by photocoupler

Zero-crossing detection thermostat circuit

Interface method between MCM2814 and MCS-51 microcontroller

Grain moisture meter

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components