EEWORLDEEWORLDEEWORLD

Part Number

Search

IS45S16100-10TA

Description
Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50
Categorystorage    storage   
File Size736KB,78 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric Compare View All

IS45S16100-10TA Overview

Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50

IS45S16100-10TA Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeTSOP2
package instructionTSOP2, TSOP50,.46,32
Contacts50
Reach Compliance Codecompliant
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time7 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)100 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G50
JESD-609 codee0
length20.95 mm
memory density16777216 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of ports1
Number of terminals50
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP50,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle4096
Maximum seat height1.2 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.002 A
Maximum slew rate0.14 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
IS45S16100
512K Words x 16 Bits x 2 Banks (16-MBIT)
SYNCHRONOUS DYNAMIC RAM
FEATURES
• Clock frequency: 143, 100 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Two banks can be operated simultaneously and
independently
• Dual internal bank controlled by A11 (bank select)
• Single 3.3V power supply
• Automotive Temperature Offerings:
Option A: 0
o
C to +70
o
C
Option A1: -40
o
C to +85
o
C
• LVTTL interface
• Programmable burst length
(1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Auto refresh, self refresh
• 4096 refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable
CAS
latency (2, 3 clocks)
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
• Byte controlled by LDQM and UDQM
• Package 400-mil 50-pin TSOP II
V
DD
I/O0
I/O1
GNDQ
I/O2
I/O3
V
DDQ
I/O4
I/O5
GNDQ
I/O6
I/O7
V
DDQ
LDQM
WE
CAS
RAS
CS
A11
A10
A0
A1
A2
A3
V
DDQ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
ISSI
September 2002
®
DESCRIPTION
ISSI
’s 16Mb Synchronous DRAM IS45S16100 is
organized as a 524,288-word x 16-bit x 2-bank for
improved performance. The synchronous DRAMs
achieve high-speed data transfer using pipeline
architecture. All inputs and outputs signals refer to the
rising edge of the clock input.
PIN CONFIGURATIONS
50-Pin TSOP (Type II)
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
GND
I/O15
I/O14
GNDQ
I/O13
I/O12
V
DDQ
I/O11
I/O10
GNDQ
I/O9
I/O8
V
DDQ
NC
UDQM
CLK
CKE
NC
A9
A8
A7
A6
A5
A4
GND
PIN DESCRIPTIONS
A0-A11
A0-A10
A11
A0-A7
I/O0 to I/O15
CLK
CKE
CS
RAS
Address Input
Row Address Input
Bank Select Address
Column Address Input
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
CAS
WE
LDQM
UDQM
V
DD
GND
V
DDQ
GNDQ
NC
Column Address Strobe Command
Write Enable
Lower Bye, Input/Output Mask
Upper Bye, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. A
9/26/02
1

IS45S16100-10TA Related Products

IS45S16100-10TA IS45S16100-7TA IS45S16100-7TA1 IS45S16100-10TA1
Description Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50 Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50 Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50 Synchronous DRAM, 1MX16, 7ns, CMOS, PDSO50, 0.400 INCH, TSOP2-50
Is it lead-free? Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible
Parts packaging code TSOP2 TSOP2 TSOP2 TSOP2
package instruction TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32 TSOP2, TSOP50,.46,32
Contacts 50 50 50 50
Reach Compliance Code compliant compliant compliant compli
ECCN code EAR99 EAR99 EAR99 EAR99
access mode DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
Maximum access time 7 ns 6 ns 6 ns 7 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
Maximum clock frequency (fCLK) 100 MHz 143 MHz 143 MHz 100 MHz
I/O type COMMON COMMON COMMON COMMON
interleaved burst length 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 code R-PDSO-G50 R-PDSO-G50 R-PDSO-G50 R-PDSO-G50
JESD-609 code e0 e0 e0 e0
length 20.95 mm 20.95 mm 20.95 mm 20.95 mm
memory density 16777216 bit 16777216 bit 16777216 bit 16777216 bi
Memory IC Type SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
memory width 16 16 16 16
Humidity sensitivity level 3 3 3 3
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 50 50 50 50
word count 1048576 words 1048576 words 1048576 words 1048576 words
character code 1000000 1000000 1000000 1000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 85 °C 85 °C
organize 1MX16 1MX16 1MX16 1MX16
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2 TSOP2 TSOP2
Encapsulate equivalent code TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32 TSOP50,.46,32
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 4096 4096 4096 4096
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm
self refresh YES YES YES YES
Continuous burst length 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
Maximum standby current 0.002 A 0.002 A 0.003 A 0.003 A
Maximum slew rate 0.14 mA 0.18 mA 0.2 mA 0.16 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10.16 mm 10.16 mm 10.16 mm 10.16 mm
Maker Integrated Silicon Solution ( ISSI ) - Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
Low Power FPGA Design Technology
I. Introduction As system power budgets continue to shrink, new low-power components are urgently needed. For communication infrastructure, circuit board cooling, chassis miniaturization, and system r...
settleinsh FPGA/CPLD
What is the difference between an IoT gateway and an industrial router?
1. First of all, the concepts are differentFirst of all, "gateway" is a broad concept, not a specific type of product. Any device that connects two different networks can be called a gateway. "Router"...
蓝先生 Industrial Control Electronics
max30100 pulse heart rate
I have had this module for three weeks. Now I have finished porting the Ardunio code. However, I found that the STM32 hardware IIC writing can't even pass the first step. The simulation outputs are al...
空心杯 Medical Electronics
Fresh graduates seeking help
Good morning, teachers and brothers and sisters. I am a freshly graduated college student. I majored in electronic information science and technology in school. Now I want to systematically train for ...
a64924374 Embedded System
About PCB design
I believe that many students have been drawing POCB for a long time, and they always feel that they are stuck in the application of software and have not made much progress. They have collected a lot ...
xxqxiao PCB Design
UK-owned software consulting company recruitment
A wholly-owned British software consulting company is recruiting 1. Oracle developer, specifically pl/sql development. Requirements: 1-2 years of experience, fluent in English, English interview requi...
guiyi518 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 906  1698  1127  2066  406  19  35  23  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号