EEWORLDEEWORLDEEWORLD

Part Number

Search

MT46V16M16CV-5BAT:K

Description
DDR DRAM, 16MX16, 0.7ns, CMOS, PBGA60, (8 X 12.5) MM, PLASTIC, FBGA-60
Categorystorage    storage   
File Size4MB,93 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT46V16M16CV-5BAT:K Overview

DDR DRAM, 16MX16, 0.7ns, CMOS, PBGA60, (8 X 12.5) MM, PLASTIC, FBGA-60

MT46V16M16CV-5BAT:K Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerMicron Technology
Parts packaging codeBGA
package instruction(8 X 12.5) MM, PLASTIC, FBGA-60
Contacts60
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO REFRESH
JESD-30 codeR-PBGA-B60
JESD-609 codee0
length12.5 mm
memory density268435456 bit
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals60
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
organize16MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)235
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.5 V
Nominal supply voltage (Vsup)2.6 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD SILVER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width8 mm
256Mb: x4, x8, x16 DDR SDRAM
Features
Double Data Rate (DDR) SDRAM
MT46V64M4 – 16 Meg x 4 x 4 banks
MT46V32M8 – 8 Meg x 8 x 4 banks
MT46V16M16 – 4 Meg x 16 x 4 banks
Features
• V
DD
= +2.5V ±0.2V, V
DD
Q = +2.5V ±0.2V
• V
DD
= +2.6V ±0.1V, V
DD
Q = +2.6V ±0.1V (DDR400)
• Bidirectional data strobe (DQS) transmitted/
received with data, that is, source-synchronous data
capture (x16 has two – one per byte)
• Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data
(x16 has two – one per byte)
• Programmable burst lengths (BL): 2, 4, or 8
• Auto refresh
64ms, 8192-cycle(Commercial & Industrial)
16ms, 8192-cycle (Automotive)
• Self refresh (not available on AT devices)
• Longer-lead TSOP for improved reliability (OCPL)
• 2.5V I/O (SSTL_2-compatible)
• Concurrent auto precharge option supported
t
RAS lockout supported (
t
RAP =
t
RCD)
Options
Marking
• Configuration
64 Meg x 4 (16 Meg x 4 x 4 banks)
64M4
32 Meg x 8 (8 Meg x 8 x 4 banks)
32M8
16 Meg x 16 (4 Meg x 16 x 4 banks)
16M16
• Plastic package – OCPL
66-pin TSOP
TG
66-pin TSOP (Pb-free)
P
• Plastic package
FG
1
60-ball FBGA (8mm x 14mm)
BG
1
60-ball FBGA (8mm x 14mm) (Pb-free)
CV
2
60-ball FBGA (8mm x 12.5mm)
CY
2
60-ball FBGA (8mm x 12.5mm)
(Pb-free)
• Timing – cycle time
5ns @ CL = 3 (DDR400B)
-5B
6ns @ CL = 2.5 (DDR333) FBGA only
-6
6ns @ CL = 2.5 (DDR333) TSOP only
-6T
-75E
1
7.5ns @ CL = 2 (DDR266)
-75Z
1
7.5ns @ CL = 2 (DDR266A)
-75
1
7.5ns @ CL = 2.5 (DDR266B)
• Self refresh
Standard
None
Low-power self refresh
L
• Temperature rating
Commercial (0°C to +70°C)
None
Industrial (–40°C to +85°C)
IT
Automotive (–40°C to +105°C)
AT
4
• Revision
:G
3
x4, x8
:F
3
x16
x4, x8, x16
:K
Notes: 1. Only available on Revision F and G.
2. Only available on Revision K.
3. Not recommended for new designs.
4. Contact Micron for availability.
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
256Mb_DDR_x4x8x16_D1.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
Four major logic chip suppliers talk about FPGA design (reprint)
Experts from four major FPGA suppliers talk about FPGA design tips:Actel, Altera, Lattice Semiconductor and Xilinx are the four major FPGA suppliers in the industry. In order to help Chinese applicati...
eeleader FPGA/CPLD
In-depth understanding of C language function parameters as pointers
Let's do an exercise directly and define a function to exchange the contents of two variables. void swap(int *x, int *y);void main(){int x = 20, y = 10;swap(x, y);printf("x = %d, y = %d", x ,y);}void ...
灞波儿奔 Microcontroller MCU
About where data is stored
There is a paragraph in the DMA routine in the book "STM32 Processor Development and Application Based on MDK" that I cannot understand. It is as follows: In order to make the source data in FLASH and...
juntianya stm32/stm8
Urgent! How to read files in Win CE through PC software in C#!
After Win CE is connected to PC via USB, I want to directly read files in Win CE through PC-side software written in C#. How can I do this?...
wow Embedded System
When using C6000, the corresponding routine of MCSDK is imported and compiled, why does it fail?
I use C6000, and import the corresponding routines from MCSDK, but the compilation fails. What's the problem?...
娃娃7 DSP and ARM Processors
Published in "Electrician Forum" In the TN-S system, is it necessary to do repeated grounding after entering the building?
In the TN-S system, a three-phase five-wire cable is introduced from the outside into the building. Because the building has a total equipotential connection, the cable is grounded again after it is i...
aone2008 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1637  1184  2663  560  2603  33  24  54  12  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号