EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVC1G175GV-Q100

Description
D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, True Output, CMOS, PDSO6
Categorylogic    logic   
File Size113KB,16 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74LVC1G175GV-Q100 Overview

D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, True Output, CMOS, PDSO6

74LVC1G175GV-Q100 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNexperia
package instructionSC-74, 6 PIN
Reach Compliance Codecompliant
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G6
JESD-609 codee3
length2.9 mm
Logic integrated circuit typeD FLIP-FLOP
Humidity sensitivity level1
Number of digits1
Number of functions1
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)17 ns
Filter levelAEC-Q100
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width1.5 mm
minfmax200 MHz
74LVC1G175-Q100
Single D-type flip-flop with reset; positive-edge trigger
Rev. 1 — 15 November 2013
Product data sheet
1. General description
The 74LVC1G175-Q100 is a low-power, low-voltage single positive edge triggered D-type
flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q
output. The master reset (MR) is an asynchronous active LOW input and operates
independently of the clock input. Information on the data input is transferred to the
Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable
one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The
inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
device in a mixed 3.3 V and 5 V environment. This device is fully specified for partial
power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the
damaging backflow current through the device when it is powered down. Schmitt trigger
action at all inputs makes the circuit highly tolerant of slower input rise and fall times.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant inputs for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V).
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0
)

74LVC1G175GV-Q100 Related Products

74LVC1G175GV-Q100 74LVC1G175GW-Q100
Description D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, True Output, CMOS, PDSO6 D Flip-Flop, LVC/LCX/Z Series, 1-Func, Positive Edge Triggered, 1-Bit, True Output, CMOS, PDSO6
Is it Rohs certified? conform to conform to
Maker Nexperia Nexperia
package instruction SC-74, 6 PIN SC-88,6 PIN
Reach Compliance Code compliant compliant
series LVC/LCX/Z LVC/LCX/Z
JESD-30 code R-PDSO-G6 R-PDSO-G6
JESD-609 code e3 e3
length 2.9 mm 2 mm
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP
Humidity sensitivity level 1 1
Number of digits 1 1
Number of functions 1 1
Number of terminals 6 6
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260
propagation delay (tpd) 17 ns 17 ns
Filter level AEC-Q100 AEC-Q100
Maximum seat height 1.1 mm 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 1.65 V 1.65 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE
Terminal surface Tin (Sn) Tin (Sn)
Terminal form GULL WING GULL WING
Terminal pitch 0.95 mm 0.65 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 30 30
Trigger type POSITIVE EDGE POSITIVE EDGE
width 1.5 mm 1.25 mm
minfmax 200 MHz 200 MHz
Altium Designer Summer 08 integrated library pcb package sch package
This is the Altium Designer Summer 08 integrated library. It contains all the packages I made using this software over the past three years. It basically covers all the commonly used components and mi...
water1987 PCB Design
Why are there no Intel components in Protel DXP?
Why are there no Intel components in protel dxp? Where can I download them? Can anyone tell me? In addition, there is a component library Intel Databooks.ddb in 99se. How can I import it into dxp for ...
9905hgx PCB Design
DIY laser engraving machine
[align=center][size=5] The heroes of the world come from my generation, [/size][/align] [align=center][size=5] Once I enter the arena, time urges me… [/size][/align] [align=center][size=5] The debate ...
mlyxlpk007 DIY/Open Source Hardware
GSM teaches you how to use ISE to see how FPGA's LUT implements logical functions
[color] The first step is to open an ISE project, any one that has HDL components. I opened the following:The second step is to perform synthesis and correct your own mistakes. The synthesis is succes...
北斗神猴 FPGA/CPLD
How to make a call with gprs module?
[b][/b]The serial port of embedded development board 2410 is connected to wavecome q2403a. The text messaging is no problem. Now I want to make phone calls, but I don't know where to start. I hope you...
felixty Embedded System
Why does the program hang when a delay is added to the timer interrupt?
extern void delayMs(unsigned int delayInMs); void delayMs(unsigned int delayInMs) { T2TCR = 0x02; /* reset timer counter reset*/ T2PR = 0x00; /* set prescaler to zero Set the prescaler value to 0 */ T...
yunhai14 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 612  2551  2333  1604  2642  13  52  47  33  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号