Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
DISCRETE SEMICONDUCTORS
DATA SHEET
book, halfpage
M3D087
BSP122
N-channel enhancement mode
vertical D-MOS transistor
Product specification
Supersedes data of 1997 Jun 23
2001 May 18
Philips Semiconductors
Product specification
N-channel enhancement mode
vertical D-MOS transistor
FEATURES
•
Direct interface to C-MOS, TTL,
etc.
•
High-speed switching
•
No secondary breakdown.
DESCRIPTION
N-channel enhancement mode
vertical D-MOS transistor in a
SOT223 package and intended for
use as a line current interruptor in
telephone sets and for applications in
relay, high-speed and line
transformer drivers.
PINNING - SOT223
PIN
1
2
3
4
gate
drain
source
drain
Fig.1 Simplified outline (SOT223) and symbol.
DESCRIPTION
QUICK REFERENCE DATA
SYMBOL
V
DS
I
D
R
DSon
V
GSth
PARAMETER
drain-source voltage (DC)
drain current (DC)
drain-source on-state resistance
gate-source threshold voltage
BSP122
MAX.
200
550
2.5
2
V
UNIT
mA
Ω
V
handbook, halfpage
4
d
g
1
Top view
2
3
MAM054
s
LIMITING VALUES
In accordance with the Absolute Maximum System (IEC 60134).
SYMBOL
V
DS
V
GSO
I
D
I
DM
P
tot
T
stg
T
j
Note
1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum
6 cm
2
.
THERMAL CHARACTERISTICS
SYMBOL
R
th j-a
Note
1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum
6 cm
2
.
2001 May 18
2
PARAMETER
thermal resistance from junction to ambient; note 1
VALUE
83.3
UNIT
K/W
PARAMETER
drain-source voltage (DC)
gate-source voltage (DC)
drain current (DC)
peak drain current
total power dissipation
storage temperature
junction temperature
T
amb
≤
25
°C;
note 1
open drain
CONDITIONS
−
−
−
−
−
−55
−
MIN.
MAX.
200
±20
550
3
1.5
+150
150
V
V
mA
A
W
°C
°C
UNIT
Philips Semiconductors
Product specification
N-channel enhancement mode
vertical D-MOS transistor
CHARACTERISTICS
T
j
= 25
°C
unless otherwise specified.
SYMBOL
V
(BR)DSS
I
DSS
I
GSS
V
GSth
R
DSon
Y
fs
C
iss
C
oss
C
rss
t
on
t
off
PARAMETER
drain-source breakdown voltage
drain-source leakage current
gate-source leakage current
gate-source threshold voltage
drain-source on-resistance
transfer admittance
input capacitance
output capacitance
reverse transfer capacitance
CONDITIONS
I
D
= 10
µA;
V
GS
= 0
V
DS
= 160 V; V
GS
= 0
V
GS
=
±20
V; V
DS
= 0
I
D
= 1 mA; V
GS
= V
DS
I
D
= 750 mA; V
GS
= 10 V
I
D
= 20 mA; V
GS
= 2.4 V
I
D
= 750 mA; V
DS
= 25 V
V
DS
= 25 V; V
GS
= 0; f = 1 MHz
V
DS
= 25 V; V
GS
= 0; f = 1 MHz
V
DS
= 25 V; V
GS
= 0; f = 1 MHz
I
D
= 750 mA; V
DD
= 50 V;
V
GS
= 0 to 10 V
I
D
= 750 mA; V
DD
= 50 V;
V
GS
= 0 to 10 V
MIN.
200
−
−
0.4
−
−
400
−
−
−
−
−
BSP122
TYP. MAX. UNIT
−
−
−
−
1.7
3
900
100
20
10
−
1
100
2
2.5
−
−
−
−
−
20
60
V
µA
nA
V
Ω
Ω
mS
pF
pF
pF
Switching times (see Figs
2
and
3)
turn-on time
turn-off time
10
45
ns
ns
handbook, halfpage
handbook, halfpage
90 %
VDD = 50 V
INPUT
10 %
90 %
10 V
0V
ID
50
Ω
MBB691
OUTPUT
10 %
ton
toff
MBB692
V
DD
= 50 V.
Fig.2 Switching times test circuit.
Fig.3 Input and output waveforms.
2001 May 18
3
Philips Semiconductors
Product specification
N-channel enhancement mode
vertical D-MOS transistor
PACKAGE OUTLINE
Plastic surface mounted package; collector pad for good heat transfer; 4 leads
BSP122
SOT223
D
B
E
A
X
c
y
H
E
b
1
v
M
A
4
Q
A
A
1
1
e
1
e
2
b
p
3
w
M
B
detail X
L
p
0
2
scale
4 mm
DIMENSIONS (mm are the original dimensions)
UNIT
mm
A
1.8
1.5
A
1
0.10
0.01
b
p
0.80
0.60
b
1
3.1
2.9
c
0.32
0.22
D
6.7
6.3
E
3.7
3.3
e
4.6
e
1
2.3
H
E
7.3
6.7
L
p
1.1
0.7
Q
0.95
0.85
v
0.2
w
0.1
y
0.1
OUTLINE
VERSION
SOT223
REFERENCES
IEC
JEDEC
EIAJ
SC-73
EUROPEAN
PROJECTION
ISSUE DATE
97-02-28
99-09-13
2001 May 18
4
京公网安备 11010802033920号
EEWORLD
