EEWORLDEEWORLDEEWORLD

Part Number

Search

K4M281633F-BC750

Description
Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 0.80 MM PITCH, LEAD FREE, FBGA-54
Categorystorage    storage   
File Size116KB,12 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Environmental Compliance
Download Datasheet Parametric View All

K4M281633F-BC750 Overview

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 0.80 MM PITCH, LEAD FREE, FBGA-54

K4M281633F-BC750 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMSUNG
Parts packaging codeBGA
package instructionVFBGA,
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeS-PBGA-B54
JESD-609 codee1
length8 mm
memory density134217728 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Humidity sensitivity level2
Number of functions1
Number of ports1
Number of terminals54
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature-25 °C
organize8MX16
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Package shapeSQUARE
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width8 mm
K4M281633F - R(B)E/N/G/C/L/F
2M x 16Bit x 4 Banks Mobile SDRAM in 54CSP
FEATURES
• 3.0V & 3.3V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
-. DS (Driver Strength)
• DQM for masking.
• Auto refresh.
64ms refresh period (4K cycle).
Commercial Temperature Operation (-25°C ~ 70°C).
Extended Temperature Operation (-25°C ~ 85°C).
54Balls CSP with 0.8mm ball pitch( -RXXX -Pb, -BXXX -Pb Free).
Mobile-SDRAM
GENERAL DESCRIPTION
The K4M281633F is 134,217,728 bits synchronous high data
rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
ORDERING INFORMATION
Part No.
K4M281633F-R(B)E/N/G/C/L/F75
K4M281633F-R(B)E/N/G/C/L/F1H
K4M281633F-R(B)E/N/G/C/L/F1L
Max Freq.
133MHz(CL=3)
105MHz(CL=2)
105MHz(CL=3)
*1
LVCMOS
54 CSP Pb
(Pb Free)
Interface
Package
- R(B)E/N/G : Normal / Low / Low Power, Extended Temperature(-25°C ~ 85°C)
- R(B)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific pur
pose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
1
December 2003
[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches
With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...
cillyfly FPGA/CPLD
FPGA giant Xilinx adjusts strategy to expand market
With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...
frozenviolet Automotive Electronics
Array definition in SRAM
How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...
小喇叭 Microcontroller MCU
FileMapping is abnormal after reading a file with size <= 4096!
Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...
xxc555 Embedded System
How to learn the Zigbee development protocol stack
I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...
xuesummer RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1667  1092  2672  2829  1121  34  22  54  57  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号