EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7B992-7JCT

Description
PLL Based Clock Driver, 7B Series, 4 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC, LCC-32
Categorylogic    logic   
File Size365KB,19 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7B992-7JCT Overview

PLL Based Clock Driver, 7B Series, 4 True Output(s), 0 Inverted Output(s), PQCC32, PLASTIC, LCC-32

CY7B992-7JCT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeQFJ
package instructionQCCJ, LDCC32,.5X.6
Contacts32
Reach Compliance Codenot_compliant
ECCN codeEAR99
series7B
Input adjustmentSTANDARD
JESD-30 codeR-PQCC-J32
JESD-609 codee0
length13.97 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.046 A
Humidity sensitivity level3
Number of functions4
Number of inverted outputs
Number of terminals32
Actual output times4
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC32,.5X.6
Package shapeRECTANGULAR
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)220
power supply5 V
Prop。Delay @ Nom-Sup0.7 ns
propagation delay (tpd)0.7 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)1.5 ns
Maximum seat height3.556 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.43 mm
minfmax80 MHz
CY7B991
CY7B992
Programmable Skew Clock Buffer
Features
Functional Description
The CY7B991 and CY7B992 Programmable Skew Clock Buffers
(PSCB) offer user selectable control over system clock functions.
These multiple output clock drivers provide the system integrator
with functions necessary to optimize the timing of high perfor-
mance computer systems. Each of the eight individual drivers,
arranged in four pairs of user controllable outputs, can drive
terminated transmission lines with impedances as low as 50Ω.
They can deliver minimal and specified output skews and full
swing logic levels (CY7B991 TTL or CY7B992 CMOS).
Each output is hardwired to one of the nine delay or function
configurations. Delay increments of 0.7 to 1.5 ns are determined
by the operating frequency with outputs that skew up to ±6 time
units from their nominal “zero” skew position. The completely
integrated PLL allows cancellation of external load and trans-
mission line delay effects. When this “zero delay” capability of the
PSCB is combined with the selectable output skew functions,
you can create output-to-output delays of up to ±12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems.
When combined with the internal PLL, these divide functions
enable distribution of a low frequency clock that are multiplied by
two or four at the clock destination. This facility minimizes clock
distribution difficulty, allowing maximum system clock speed and
flexibility.
All Output Pair Skew <100 ps Typical (250 ps maximum)
3.75 MHz to 80 MHz Output Operation
User Selectable Output Functions
Selectable Skew to 18 ns
Inverted and Non-inverted
Operation at 1⁄2 and 1⁄4 Input Frequency
Operation at 2x and 4x Input Frequency (input as low as 3.75
MHz)
Zero Input to Output Delay
50% Duty Cycle Outputs
Outputs drive 50Ω terminated lines
Low Operating Current
32-pin PLCC/LCC Package
Jitter <200 ps Peak-to-peak (< 25 ps RMS)
Logic Block Diagram
TEST
PHASE
FREQ
DET
FS
4F0
4F1
4Q0
SELECT
INPUTS
(THREE
LEVEL)
4Q1
SKEW
3Q0
3Q1
SELECT
2F0
2F1
2Q0
MATRIX
2Q1
1Q0
1Q1
FB
REF
FILTER
VCO AND
TIME UNIT
GENERATOR
3F0
3F1
1F0
1F1
Cypress Semiconductor Corporation
Document Number: 38-07138 Rev. *D
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised September 10, 2009
[+] Feedback
Introduce DSP control and hardware circuit design
[align=left]The popular main controllers on the market include: 51 single-chip microcomputer series, DSP series and FPGA. Among them: although the 51 single-chip microcomputer has the advantages of lo...
Jacktang DSP and ARM Processors
Why is the line width of RF lines several times larger than that of digital lines?
Why do RF lines have to be thick? What is the reason? Please explain...
laome0602 RF/Wirelessly
Help
Help...
单爱年 Analog electronics
Learn about TI's three basic topologies of switching power supplies
[size=3][size=4]A switching power supply consists of a power stage and a control circuit. The power stage completes the basic energy conversion from input voltage to output voltage. It includes switch...
qwqwqw2088 Analogue and Mixed Signal
PCB reference layer
In the PCB design wizard, a dialog box will appear, asking you whether you want to specify the number of power or ground reference layers. The teacher did not mention this when teaching, and I have al...
zzbaizhi PCB Design
The brushless DC motor suddenly reverses when it is rotating forward, burning out the MOS tube relay
I use MOS tube relays to power the brushless DC motor, and add MOS relays to the positive and negative poles of the DC bus. During operation, I found that when the brushless DC motor suddenly reverses...
xiaoxi8592 Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1684  894  1969  2600  2017  34  18  40  53  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号