PI74LCX543
Product Features
• Functionally compatible with FCT3, LVT, and 74
series 543 families of products
• Tri-State outputs
• 5V Tolerant inputs and outputs
• 2.0V-3.6V V
CC
supply operation
• Balanced sink and source output drives (24 mA)
• Low ground bounce outputs
• Power Down High Impedance inputs and outputs
• Supports live insertion
• ESD Protection exceeds 2000V, Human Body Model
200V, Machine Model
• Packages available:
– 24-pin 173-mil wide plastic TSSOP (L)
– 24-pin 150-mil wide plastic QSOP (Q)
– 24-pin 300-mil wide plastic SOIC (S)
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Fast CMOS 3.3V 8-Bit Latched Transceiver
Product Description
Pericom Semiconductor’s PI74LCX series of logic circuits are pro-
duced using the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LCX543 is an 8-bit wide non-inverting transceiver designed
with two sets of eight D-type latches with separate input and output
controls for each set. For data flow from A to B, for example, the
A-to-B Enable (CEAB) input must be LOW in order to enter data
from A
0
–A
7
or to take data from B
0
–B
7
, as indicated in the Truth
Table. With CEAB LOW, a LOW signal makes the A-to-B latches
transparent; a subsequent LOW-to-HIGH transition of the LEAB
signal puts the A latches in the storage mode and their outputs no
longer change with the A inputs. With CEAB and OEAB both LOW,
the 3-state B output buffers are active and reflect the data present
at the output of the A latches. Control of data from B to A is similar,
but uses the CEAB, LEAB, and OEAB inputs.
The PI74LCX543 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
D
LE
A
0
Q
B
0
Q
D
LE
A
1
A
2
A
3
A
4
A
5
A
6
A
7
DETAIL A x 7
B
1
B
2
B
3
B
4
B
5
B
6
B
7
OEBA
OEAB
CEBA
LEBA
CEAB
LEAB
1
PS2102C
1/20/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LCX543
3.3V 8-Bit Latched Transceiver
Product Pin Configuration
LEBA
OEBA
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
CEAB
GND
Product Pin Description
Pin Name
OEAB
OEBA
CEAB
CEBA
LEAB
LEBA
A
0
-A
7
B
0
-B
7
GND
V
CC
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or B-to-A 3-State Outputs
B-to-A Data Inputs or A-to-B 3-State Outputs
Ground
Power
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
24-Pin
21
L24
20
Q24
19
S24
18
17
16
15
14
13
V
CC
CEBA
B
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
LEAB
OEAB
Truth Table (Non-Inverting)
(1,2)
For A-to-B (Symmetric with B-to-A)
Inputs
CEAB
H
X
X
L
L
1.
LEAB
X
H
X
L
H
OEAB
X
X
H
L
L
Latch
Status
A-to-B
Storing
Storing
Transparent
Storing
Output
Buffers
B
0
–B
7
High-Z
High Z
Current A Inputs
Previous* A Inputs
2.
*Before LEAB LOW-to-HIGH Transition
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care or Irrevelant
A-to-B data flow shown; B-to-A flow control is the same,
except using CEBA, LEBA, and OEBA.
2
PS2102C
1/20/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LCX543
3.3V 8-Bit Latched Transceiver
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ............................................................ –65°C to +150°C
Ambient Temperature with Power Applied ........................... –40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .... –0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) –0.5V to +7.0V
DC Input Voltage .................................................................. –0.5V to +7.0V
DC Output Current ............................................................................ 120 mA
Power Dissipation ................................................................................... 1.0W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the de-
vice. This is a stress rating only and functional opera-
tion of the device at these or any other conditions
above those indicated in the operational
sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended
periods may affect reliability.
Recommended Operating Conditions
Symbol
V
CC
V
I
V
O
I
OH
/I
OL
Parameter
Supply Voltage
Input Voltage
Output Voltage
Output Current
HIGH or LOW State
TRI-State
V
CC
= 3.0V-3.6V
V
CC
= 2.7V
T
A
Free-Air Operating Temperature
Input Edge Rate
V = 0.8V-2.0V, V
CC
= 3.0V
Operating
Data Retention
Min.
2.0
1.5
0
0
0
−
40
0
Max.
3.6
3.6
5.5
V
CC
5.5
±24
±12
+85
10
°C
ns/V
mA
V
Units
∆
t/
∆
V
3
PS2102C
1/20/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LCX543
3.3V 8-Bit Latched Transceiver
DC Electrical Characteristics
(Over the Operating Range, T
A
=
−40°C
to +85°C, V
CC
= 2.7V to 3.6V)
Parameters Description
V
IH
V
IL
V
OH
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= 2.7-3.6
V
CC
= 2.7
V
CC
= 3.0
I
OH
= –0.1mA
I
OH
= –12mA
I
OH
= –18mA
I
OH
= –24mA
V
OL
Output LOW Voltage
V
CC
= 2.7-3.6
V
CC
= 2.7
V
CC
= 3.0
I
OL
= 0.1mA
I
OL
= 12mA
I
OL
= 16mA
I
OL
= 24mA
V
IK
I
I
I
OZ
I
OFF
I
CC
Clamp Diode Voltage
Input Leakage Current
Tri-State Output Leakage
Power Down Disable
Quiescent Power Supply
Current
Quiescent Power Supply
Current
TTL Inputs HIGH
V
CC
= Min., I
IN
= –18mA
0
≤
V
I
≤
5.5V
0
≤
V
O
≤
5.5V
V
I
= V
IH
or V
IL
Vcc = 2.7-3.6
V
CC
= 2.7-3.6
Min.
2.0
—
V
CC
-0.2
2.2
2.4
2.2
—
—
—
—
—
—
—
—
Typ
(2)
—
—
—
—
—
—
—
—
—
—
−
0.7
—
—
—
0.1
Max.
—
0.8
—
—
—
—
0.2
0.4
0.4
0.55
−
1.2
±5
±5
10
10
500
µA
V
Units
V
CC
= 0V, V
IN
or V
OUT
≤
5.5V
V
CC
= Max.
V
CC
= Max.
V
IN
= GND or V
CC
V
IN
= V
CC
– 0.6V
(3)
∆
I
CC
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
3. Per TTL driven input; all other inputs at V
CC
or GND.
Capacitance
Parameters Description
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
Test Conditions
V
CC
= Open, V
I
= 0V or V
CC
V
CC
= 3.3V, V
I
= 0V or V
CC
V
CC
= 3.3V, V
I
= 0V or V
CC
, F = 10 MHz
Typ.
7
8
25
pF
Units
4
PS2102C
1/20/04
Switching Characteristics over Operating Range
Parameters
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PZH
t
PZL
t
SU
t
H
t
W
tsk(o)
Description
Propagation Delay Transparent
Mode A
N
to B
N
or B
N
to A
N
Propagation Delay
LEBA to A
N
, LEAB to B
N
Output Enable Time
OEBA or OEAB to A
N
or B
N
CEBA or CEAB to A
N
or B
N
Output Disable Time
(3)
OEBA or OEAB to A
N
or B
N
CEBA or CEAB to A
N
or B
N
Setup Time, HIGH or LOW
A
N
or B
N
to LEBA or LEAB
Hold Time, HIGH or LOW
A
N
or B
N
to LEBA or LEAB
LEBA or LEAB Pulse Width LOW
(3)
Output Skew
(1)
Conditions
C
L
= 50 pF
R
L
= 500Ω
V
CC
= 3.3V ± 0.3V
Min.
Max.
1.5
1.5
1.5
7.0
8.5
9.0
V
CC
= 2.7V
Min.
Max.
1.5
1.5
1.5
8.0
9.5
10.0
Units
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LCX543
3.3V 8-Bit Latched Transceiver
1.5
7.0
1.5
7.5
ns
2.5
1.5
3.3
—
—
—
—
1.0
2.5
1.5
3.3
—
—
—
—
—
Note:
1. Skew between any two outputs, of the same package, switching in the same direction.
Dynamic Switching Characteristics
(T
A
= +25°C)
Parameters
V
OLP
V
OLV
Description
Dynamic LOW Peak Voltage
Dynamic LOW Valley Voltage
Test Conditions
(1)
V
CC
= 3.3V, C
L
= 50pF
V
IH
= 3.3V, V
IL
= 0V
V
CC
= 3.3V, C
L
= 50pF
V
IH
= 3.3V, V
IL
= 0V
Typ.
0.8
0.8
Units
V
V
Note:
1. Measured with n–1 outputs switching from High-to-Low or Low-to-High. The remaining output is
measured in the LOW state.
5
PS2102C
1/20/04
京公网安备 11010802033920号
EEWORLD
