EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74ALVCH162832PA

Description
Bus Driver, ALVC/VCX/A Series, 1-Func, 7-Bit, True Output, CMOS, PDSO64, TSSOP-64
Categorylogic    logic   
File Size101KB,6 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT74ALVCH162832PA Overview

Bus Driver, ALVC/VCX/A Series, 1-Func, 7-Bit, True Output, CMOS, PDSO64, TSSOP-64

IDT74ALVCH162832PA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP64,.32,20
Contacts64
Reach Compliance Codenot_compliant
seriesALVC/VCX/A
JESD-30 codeR-PDSO-G64
JESD-609 codee0
length17 mm
Logic integrated circuit typeBUS DRIVER
Humidity sensitivity level1
Number of digits7
Number of functions1
Number of ports2
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP64,.32,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply3.3 V
propagation delay (tpd)5.3 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
width6.1 mm
IDT74ALVCH162832
3.3V CMOS 1-BIT TO 2-BIT ADDRESS REGISTER/DRIVER
EXTENDED COMMERCIAL TEMPERATURE RANGE
3.3V CMOS 1-BIT TO 4-BIT
ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS AND
BUS-HOLD
FEATURES:
0.5 MICRON CMOS Technology
Typical t
SK(0)
(Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– 0.50mm pitch TSSOP package
– Extended commercial range of – 40°C to +85°C
– V
CC
= 3.3V ±0.3V, Normal Range
– V
CC
= 2.7V to 3.6V, Extended Range
– V
CC
= 2.5V ±0.2V
– CMOS power levels (0.4µ W typ. static)
– Rail-to-Rail output swing for increased noise margin
Drive Features for ALVCH162832:
– Balanced Output Drivers: ±12mA
– Low switching noise
IDT74ALVCH162832
DESCRIPTION:
This 1-bit to 4-bit address register/driver is built using advanced dual
metal CMOS technology. This device is ideal for use in applications in
which a single address bus is driving four separate memory locations.
The ALVCH162832 can be used as a buffer or a register, depending on
the logic level of the select (SEL) input.
When SEL is a logic high, the device is in the buffer mode. The outputs
follow the inputs and are controlled by the two output-enable (OE)
controls. Each OE controls two groups of seven outputs. When SEL is
logic low, the device is in the register mode. The register is an edge-
triggered D-type flip-flop. On the positive transition of the clock (CLK)
input, data at the A inputs is stored in the internal registers. OE controls
operate the same as in buffer mode.
The ALVCH162832 has series resistors in the device output structure
which will significantly reduce line noise when used with light loads. This
driver has been designed to drive ±12mA at the designated threshold
levels.
The ALVCH162832 has “bus-hold” which retains the inputs’ last state
whenever the input bus goes to a high impedance. This prevents floating
inputs and eliminates the need for pull-up/down resistors.
APPLICATIONS:
Memory subsystems
PC motherboards and servers
Workstations
Telecommunication applications
FUNCTIONAL BLOCK DIAGRAM
OE
1
16
5
OE
2
17
1
Y
1
CLK
15
4
CLK
2
2
Y
1
A
1
7
3
Y
1
D
Q
1
4
Y
1
SEL
18
TO 6 OTHER CHANNELS
EXTENDED COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
OCTOBER 1999
DSC-4549/-
Recommended books for embedded learning by engineers with ten years of R&D experience (reposted)
[i=s]This post was last edited by tiankai001 on 2017-1-30 23:07[/i] [align=left][color=#252525]I have been engaged in embedded R&D industry for ten years. I think learning is to constantly absorb know...
tiankai001 Download Centre
Simulation software consulting
Does anyone know how to perform hardware simulation on FPGA/CPLD? That is, use MAX+plush2 to generate .pof/.sof files, and then use software hardware simulation. Does anyone know of such software?...
eeleader FPGA/CPLD
gossip
I would like to ask how are the dormitory relations in college? I personally think that boys may be better, while girls are worse. right?...
duxiaowen Embedded System
Introduction to the e-sports competition evaluation process
[i=s]This post was last edited by paulhyde on 2014-9-15 03:29[/i] [align=center][size=4][b]Brief introduction to the electronic competition process[/b][/size][/align] [align=left][size=4] I'm new here...
干磨河 Electronics Design Contest
Mifare Standard IC Card MF1 IC S50 Functional Specification
Philips developed the wireless smart card chip Mifare? MF1 IC S50 according to ISO/IEC 14443A standard. The communication layer of this chip Mifare? RF interface complies with Part 2 and Part 3 of ISO...
rain Test/Measurement
Actions recruitment analog design engineer written test questions
Actions recruitment analog design engineer written test questions...
analogstudy Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 110  1987  1615  628  2174  3  41  33  13  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号