CD74ACT241EE4 datasheet, PDF - EEWORLD Datasheet

CD74ACT241EE4: DescriptionBuffers & Line Drivers Octal Buff/ Line Drv W/3-St Otpt; Categorylogic logic; File Size789KB，17 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

CD74ACT241EE4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CD74ACT241EE4	-	-	View	Buy Now

Buffers & Line Drivers Octal Buff/ Line Drv W/3-St Otpt

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP20,.3
Contacts	20
Reach Compliance Code	unknow
Other features	OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION
Control type	ENABLE LOW/HIGH
series	ACT
JESD-30 code	R-PDIP-T20
JESD-609 code	e4
length	25.4 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.024 A
Number of digits	4
Number of functions	2
Number of ports	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Prop。Delay @ Nom-Su	9.6 ns
propagation delay (tpd)	8.7 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

If the Verilog program does not add a reset signal and does not assign initial values to some signals, will it cause STX to appear in the simulation?: [color=#000][font=微软雅黑,]I would like to ask if the Verilog program without adding a reset signal and not assigning initial values to some signals will cause stx to appear in the simulation[/font][/col...; 琉璃珠 FPGA/CPLD

Analog Circuit University Courseware: I risked my life to share the teacher's courseware with you. The courseware is divided into chapters, and you can download it as needed....; tcmx Analog electronics

Driver development for PC104 embedded industrial computer motherboard based on XScale processor PXA270: I am currently developing a driver for the PC104 embedded industrial computer motherboard based on the XScale processor PXA270. Since I have just started and lack experience, I hope to get some advice...; dabenlu803 Embedded System

How to select GPIO when ADC uses 12 channels in STM32: How to select GPIO when ADC uses 12 channels in STM32...; 原味_郭 stm32/stm8

What is the principle of key control power switch: What is the principle of a button in a mobile phone controlling the power switch? Please give me some advice...; zhuye Power technology

TMS570LS0432 operation N2HET has no output, please answer: Can't the N2HET29 and N2HET31 pins be used as normal I/O outputs?...; zhtao Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components