EEWORLDEEWORLDEEWORLD

Part Number

Search

GSX-642A/352FF16.0MHZ

Description
Parallel - Fundamental Quartz Crystal, 16MHz Nom, CERAMIC PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size47KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance
Download Datasheet Parametric View All

GSX-642A/352FF16.0MHZ Overview

Parallel - Fundamental Quartz Crystal, 16MHz Nom, CERAMIC PACKAGE-2

GSX-642A/352FF16.0MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerGolledge Electronics
package instructionCERAMIC PACKAGE-2
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance30 ppm
load capacitance20 pF
Manufacturer's serial numberGSX-642
Installation featuresSURFACE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL6.15XB3.65XH1.3 (mm)/L0.242XB0.144XH0.051 (inch)
Series resistance50 Ω
surface mountYES
SM Crystal - Ceramic Lid
Specifications
GSX-642A: 2 pads
GSX-642B: 4 corner pads
GSX-642
Parameters
Package:
6.15
(max)
3.65
(max)
1.30
(max)
Variant
A
GSX-642A
GSX-642B
8.0 ~ 60.0MHz
B
Option
Codes
Frequency range:
Calibration tolerance:
±30ppm
±50ppm
Other values (±20ppm ~ ±100ppm)
3
5
specify
3
5
C
specify
1
2
3
4
specify
ACTUAL SIZE
SOLDER PAD LAYOUTS
Temperature stability:
±30ppm
±50ppm
±100ppm
Other values (±20ppm ~ ±100ppm)
2.00
GSX-642A
2.1 2.4 2.1
TOP VIEW
1.1
4
1
3
2
2.6
1.50
1.50
1
4
2
3
1.50
GSX-642B
1.4
1.4
Operating temperature range:
-10 to +60°C
-20 to +70°C
-30 to +80°C
-40 to +85°C
Other values
Storage temperature range:
-40 to +90°C
Scale 2:1
Circuit condition:
12pF
16pF
18pF
20pF
30pF
Other values
3.00
1.9 2.6 1.9
TOP VIEW
Features
«
«
Ceramic body & lid
Glass seal for best price / performance
B
D
E
F
J
specify
Oscillation mode:l
Fundamental (8.0 ~ 50.0MHz)
3rd overtone (45.0 ~ 60.0MHz)
Static capacitance (C
0
):
5pF max
Equivalent series resistance (max):
80 (8.0 ~ <10.0MHz)
60 (10.0 ~ <16.0MHz)
50 (16.0 ~ 50.0MHz, fund)
90 (45.0 ~ 60.0MHz, 3rd OT)
Ageing:
±3ppm max first year
100µW
Test drive level:
Soldering condition:
260°C, 10 sec x2 max
Standard.
Optional - Please specify required code(s) when ordering
Ordering Information
Product name + variant + option codes + frequency
eg:
GSX-642A/351EF 16.0MHz
30/50/10/18-F
GSX-642B/5C4EF 24.0MHz
50/100/40/18-F
Option code X (eg GSX-642B/X) denotes a custom specification.
±30ppm temperature stability may not be available over -40+85°C.
Check with our sales office before ordering.
Available on T&R - 1k pcs per reel.
WARNING
- EOL approaching: Do not use for new designs.
Tel:
+44 1460 256 100
04 Feb 2011
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
Jlink question
I want to debug STM32F103C8, which seems to be M3. I have an STlink, but it seems to be broken and cannot be used. I also have an Infineon XMC1200 development board. I want to use the Jlink above to d...
lidonglei1 stm32/stm8
Who has some information about microcontroller communication?
If anyone has Chinese information on microcontrollers, please send some to me so I can take a look. It may be useful....
天使疯子 Embedded System
About the timer input capture problem of STM32
After TIM1 is enabled, when a rising edge is captured, an input capture event occurs. If the interrupt is set, an interrupt will be generated. At this time, the counter TIM2_CNT is transferred to the ...
zhpg009 stm32/stm8
Problems with msp430 analog-to-digital conversion AD
Using AD to sample a voltage signal, the displayed value is 710 after power on and is stable. After about 5 minutes, the value changes to 692 What's going on? The internal 1.5V reference is used. Has ...
k410533234 Microcontroller MCU
CC4096------Gate input master-slave J-K trigger
Simple schematic diagram and process assembly of master-slave JK trigger of gate input circuit...
rain Analog electronics
[Design Tools] Using Xilinx FPGA to create high-end bit-accurate and cycle-accurate floating-point DSP algorithm implementation solutions
Current trends in system requirements and available FPGAs are driving floating point implementations to become more reusable. This white paper and video explain how (unlike other design flows) DSP Sys...
GONGHCU FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 399  518  1619  1890  2818  9  11  33  39  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号