EEWORLDEEWORLDEEWORLD

Part Number

Search

QL4016-4PF84C

Description
Field Programmable Gate Array, 320 CLBs, 61280 Gates, 320-Cell, CMOS, PQCC84, PLASTIC, LCC-84
CategoryProgrammable logic devices    Programmable logic   
File Size1MB,45 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Download Datasheet Parametric View All

QL4016-4PF84C Overview

Field Programmable Gate Array, 320 CLBs, 61280 Gates, 320-Cell, CMOS, PQCC84, PLASTIC, LCC-84

QL4016-4PF84C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerQuickLogic Corporation
Parts packaging codeLCC
package instructionQCCJ, LDCC84,1.2SQ
Contacts84
Reach Compliance Codecompliant
JESD-30 codeS-PQCC-J84
JESD-609 codee0
Humidity sensitivity level3
Configurable number of logic blocks320
Equivalent number of gates61280
Number of entries118
Number of logical units320
Output times110
Number of terminals84
Maximum operating temperature70 °C
Minimum operating temperature
organize320 CLBS, 61280 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC84,1.2SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
QuickRAM Family Data Sheet
• • • • • •
QuickRAM ESP Combining Performance, Density and
Embedded RAM
Device Highlights
High Performance & High Density
• Up to 90,000 usable PLD gates with up to
316 I/Os
• 300 MHz 16-bit counters, 400 MHz datapaths,
160+ MHz FIFOs
• 0.35 µm four-layer metal non-volatile CMOS
process
Up to 316 I/O Pins
• Up to 308 bi-directional input/output pins,
PCI-compliant for 5.0 V and 3.3 V buses for
-1/-2/-3/-4 speed grades
• Eight high-drive input/distributed network pins
Eight Low-Skew Distributed
Networks
• Two array clock/control networks are available to
the logic cell flip-flop; clock, set, and reset inputs
— each can be driven by an input-only pin
• Six global clock/control networks available to the
logic cell; F1, clock, set, and reset inputs and the
data input, I/O register clock, reset, and enable
inputs as well as the output enable control—each
can be driven by an input-only, I/O pin, any logic
cell output, or I/O cell feedback
High Speed Embedded SRAM
• Up to 22 dual-port RAM modules, organized in
user-configurable 1,152 bit blocks
• 5 ns access times, each port independently
accessible
• Fast and efficient for FIFO, RAM, and ROM
functions
High Performance Silicon
• Input + logic cell + output total delays under 6 ns
• Data path speeds over 400 MHz
• Counter speeds over 300 MHz
• FIFO speeds over 160+ MHz
Figure 1: QuickRAM Block Diagram
Easy to Use/Fast Development
Cycles
• 100% routable with 100% utilization and
complete pin-out stability
• Variable-grain logic cells provide high
performance and 100% utilization
• Comprehensive design tools include high quality
Verilog/VHDL synthesis
Advanced I/O Capabilities
• Interfaces with 3.3 V and 5.0 V devices
• PCI compliant with 3.3 V and 5.0 V busses for
-1/-2/-3/-4 speed grades
• Full JTAG boundary scan
• I/O cells with individually controlled registered
input path and output enables
© 2007 QuickLogic Corporation
www.quicklogic.com
22
RAM
Blocks
1,584
Hi gh Speed
Logic Cells
Interface
1
Yole's forecast for the RF market
Earlier, the well-known industry analysis organization Yole Développement (Yole) published a forecast report on the future development of RF.First, let’s look at the smartphone sectorAccording to Yole...
石榴姐 RF/Wirelessly
Solar Inverter Solutions
[i=s]This post was last edited by dontium on 2015-1-23 11:49[/i] This post mainly introduces the market situation of solar inverters and the thoughts on solar inverter design, and proposes solutions b...
德州仪器 Analogue and Mixed Signal
The difference between bit and sbit
When I was learning C51, I didn't quite understand the difference between bit and sbit. Thank you...
video_wang Embedded System
HyperLynx High-Speed Circuit Design and Simulation (I) Transmission Line Impedance and Power Supply Impedance Equal Reflection Experiment
[i=s] This post was last edited by bqgup on 2021-5-6 17:25 [/i] # HyperLynx High-Speed Circuit Design and Simulation (I) Transmission Line Impedance and Power Supply Impedance Equal Reflection Experim...
bqgup Creative Market
Problems with variable definition in stm32
The stm32 operation register is 32 bits. Does it mean that processing an int type data will be faster?Define variable style 1: unsigned int a; unsigned int b; unsigned int c;Define variable style 2: u...
381082014 stm32/stm8
Weird problems encountered in projects generated by stm32cubemx
I used cube to prepare several test programs and encountered several strange problems. Most of them can be solved by recreating and generating a project. However, I am entangled in where the problem c...
Tobey stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2719  2302  1672  2558  1478  55  47  34  52  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号