EEWORLDEEWORLDEEWORLD

Part Number

Search

8T49N008A-DDDNLGI

Description
Clock Generator, 1250MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJC-3, MO-220VJJD-5, VFQFPN-40
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size498KB,38 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric Compare View All

8T49N008A-DDDNLGI Overview

Clock Generator, 1250MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJC-3, MO-220VJJD-5, VFQFPN-40

8T49N008A-DDDNLGI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
package instructionHVQCCN,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresALSO OPERATES TA 3.3 V SUPPLY; ALSO AVILABE IN 0.65 MM PITCH PACKAGE
JESD-30 codeS-XQCC-N40
length6 mm
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency1250 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Master clock/crystal nominal frequency40 MHz
Maximum seat height1 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Programmable FemtoClock
®
NG LVPECL/LVDS
Clock Generator with 8-Outputs
IDT8T49N008I
DATASHEET
General Description
The IDT8T49N008I is an eight output Clock Synthesizer with
selectable LVDS or LVPECL outputs. The IDT8T49N008I can
synthesize any one of four frequencies from a single crystal or
reference clock. The four frequencies are selected from the
Frequency Selection Table (Table 3A) and are programmed via I
2
C
interface. The four predefined frequencies are selected in the user
application by two frequency selection pins. Note the desired
programmed frequencies must be used with the corresponding
crystal or clock frequency as indicated in Table 3A.
Excellent phase noise performance is maintained with IDT’s Fourth
Generation FemtoClock
®
NG PLL technology, which delivers
sub-400fs RMS phase jitter.
Features
Fourth Generation FemtoClock NG PLL technology
Eight selectable LVPECL or LVDS outputs
CLK, nCLK input pair can accept the following differential input
levels: LVPECL, LVDS, HCSL
FemtoClock NG VCO Range: 1.91GHz - 2.5GHz
RMS phase jitter at 156.25MHz (12kHz - 20MHz):
228fs (typical)
RMS phase jitter at 156.25MHz (10kHz - 1MHz): 175fs (typical)
Full 2.5V or 3.3V power supply
I
2
C programming interface
PCI Express (2.5 Gb/S), Gen 2 (5 Gb/s) and Gen 3 (8 Gb/s) jitter
compliant
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Pin Assignment
Q4
nQ4
Q5
nQ5
V
CCO
Q6
nQ6
Q7
nQ7
V
EE
30 29 28 27 26 25 24 23 22 21
V
EE
SCLK
SDATA
V
EE
V
CCA
LOCK
V
EE
V
CC
CLK_SEL
V
EE
31
32
33
34
35
36
37
38
39
40
1
2
3
4
5
6
7
8
9 10
20
19
18
17
16
15
14
13
12
11
FSEL1
V
CC
V
EE
ADDR_SEL
FSEL0
nCLK
CLK
V
EE
XTAL_OUT
XTAL_IN
IDT8T49N008I
40-Lead VFQFN
6mm x 6mm x 0.925mm package body
4.65mm x 4.65mm E-Pad
NL Package
IDT8T49N008ANLGI REVISION A FEBRUARY 13, 2014
1
Q0
nQ0
Q1
nQ1
V
CCO
Q2
nQ2
Q3
nQ3
V
EE
©2014 Integrated Device Technology, Inc.

8T49N008A-DDDNLGI Related Products

8T49N008A-DDDNLGI 8T49N008A-DDDNLGI8
Description Clock Generator, 1250MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJC-3, MO-220VJJD-5, VFQFPN-40 Clock Generator, 1250MHz, CMOS, 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJC-3, MO-220VJJD-5, VFQFPN-40
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
package instruction HVQCCN, HVQCCN,
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Other features ALSO OPERATES TA 3.3 V SUPPLY; ALSO AVILABE IN 0.65 MM PITCH PACKAGE ALSO OPERATES TA 3.3 V SUPPLY; ALSO AVILABE IN 0.65 MM PITCH PACKAGE
JESD-30 code S-XQCC-N40 S-XQCC-N40
length 6 mm 6 mm
Number of terminals 40 40
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Maximum output clock frequency 1250 MHz 1250 MHz
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code HVQCCN HVQCCN
Package shape SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
Master clock/crystal nominal frequency 40 MHz 40 MHz
Maximum seat height 1 mm 1 mm
Maximum supply voltage 2.625 V 2.625 V
Minimum supply voltage 2.375 V 2.375 V
Nominal supply voltage 2.5 V 2.5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 6 mm 6 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 595  1875  816  1111  2617  12  38  17  23  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号