EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V19L15PF9

Description
Dual-Port SRAM, 128KX9, 15ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Categorystorage    storage   
File Size154KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT70V19L15PF9 Overview

Dual-Port SRAM, 128KX9, 15ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100

IDT70V19L15PF9 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instruction14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Contacts100
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time15 ns
JESD-30 codeS-PQFP-G100
JESD-609 codee0
length14 mm
memory density1179648 bit
Memory IC TypeDUAL-PORT SRAM
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals100
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX9
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm

IDT70V19L15PF9 Preview

HIGH-SPEED 3.3V
128K x 9 DUAL-PORT
STATIC RAM
Features
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 15/20ns (max.)
– Industrial: 20ns (max.)
Low-power operation
– IDT70V19L
Active: 440mW (typ.)
Standby: 660µW (typ.)
Dual chip enables allow for depth expansion without
external logic
IDT70V19 easily expands data bus width to 18 bits or
more using the Master/Slave select when cascading more
than one device
IDT70V19L
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
LVTTL-compatible, single 3.3V (±0.3V) power supply
Available in a 100-pin TQFP
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Functional Block Diagram
R/W
L
CE
0L
CE
1L
OE
L
R/W
R
CE
0R
CE
1R
OE
R
I/O
0-8L
I/O
Control
(1,2)
I/O
Control
I/O
0-8R
(1,2)
BUSY
L
A
16L
A
0L
BUSY
R
128Kx9
MEMORY
ARRAY
70V19
17
17
Address
Decoder
Address
Decoder
A
16R
A
0R
CE
0L
CE
1L
OE
L
R/W
L
SEM
L
(2)
INT
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
0R
CE
1R
OE
R
R/W
R
SEM
R
(2)
INT
R
4853 drw 01
M/S
(1)
NOTES:
1.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
2.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
SEPTEMBER 2003
DSC-4853/4
1
©2003 Integrated Device Technology, Inc.
IDT70V19L
High-Speed 3.3V 128K x 9 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Description
The IDT70V19 is a high-speed 128K x 9 Dual-Port Static RAM.
The IDT70V19 is designed to be used as a stand-alone 1152K-bit
Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM
for 18-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-
Port RAM approach in 18-bit or wider memory system applications
results in full-speed, error-free operation without the need for addi-
tional discrete logic.
This device provides two independent ports with separate control,
address, and I/O pins that permit independent, asynchronous access
for reads or writes to any location in memory. An automatic power
down feature controlled by the chip enables (either
CE
0
or CE
1
)
permit the on-chip circuitry of each port to enter a very low standby
power mode.
Fabricated using IDT’s CMOS high-performance technology,
these devices typically operate on only 440mW of power.
The IDT70V19 is packaged in a 100-pin Thin Quad Flatpack
(TQFP).
Pin Configurations
(1,2,3)
Index
NC
NC
A
7L
A
8L
A
9L
A
10L
A
11L
A
12L
A
13L
A
14L
A
15L
A
16L
Vcc
NC
NC
NC
NC
CE
0L
CE
1L
SEM
L
R/W
L
OE
L
GND
NC
NC
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
1
75
2
74
3
73
72
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
NC
NC
A
6L
A
5L
A
4L
A
3L
A
2L
A
1L
A
0L
NC
INT
L
BUSY
L
GND
M/S
BUSY
R
INT
R
A
0R
A
1R
A
2R
A
3R
A
4R
A
5R
A
6R
NC
NC
IDT70V19PF
PN100-1
(4)
100-Pin TQFP
Top View
(5)
51
25
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
NC
NC
A
7R
A
8R
A
9R
A
10R
A
11R
A
12R
A
13R
A
14R
A
15R
A
16R
GND
NC
NC
NC
NC
CE
0R
CE
1R
SEM
R
R/W
R
OE
R
GND
GND
NC
4853 drw 02
NOTES:
1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.
GND
I/O
8L
I/O
7L
I/O
6L
I/O
5L
I/O
4L
I/O
3L
I/O
2L
GND
I/O1
L
I/O
0L
Vcc
GND
I/O
0R
I/O
1R
I/O
2R
Vcc
I/O
3R
I/O
4R
I/O
5R
I/O
6R
I/O
7R
I/O
8R
NC
NC
2
IDT70V19L
High-Speed 3.3V 128K x 9 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Pin Names
Left Port
CE
0L
, CE
1L
R/W
L
OE
L
A
0L
- A
16L
I/O
0L
- I/O
8L
SEM
L
INT
L
BUSY
L
Right Port
CE
0R
, CE
1R
R/W
R
OE
R
A
0R
- A
16R
I/O
0R
- I/O
8R
SEM
R
INT
R
BUSY
R
M/S
V
CC
GND
Names
Chip Enables
Read/Write Enable
Output Enable
Address
Data Input/Output
Semaphore Enable
Interrupt Flag
Busy Flag
Master or Slave Select
Power
Ground
4853 tbl 01
Absolute Maximum Ratings
(1)
Symbol
V
TERM
(2)
Rating
Terminal Voltage
with Respect
to GND
Temperature
Under Bias
Storage
Temperature
DC Output
Current
Commercial
& Industrial
-0.5 to +4.6
Unit
V
Recommended DC Operating
Conditions
Symbol
V
CC
GND
Parameter
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Min.
3.0
0
2.0
-0.3
(1)
Typ.
3.3
0
____
Max.
3.6
0
V
CC
+0.3
(2)
0.8
Unit
V
V
V
V
4853 tbl 04
T
BIAS
T
STG
I
OUT
-55 to +125
-65 to +150
50
o
C
C
V
IH
V
IL
o
____
mA
4853 tbl 02
NOTES:
1. V
IL
> -1.5V for pulse width less than 10ns.
2. V
TERM
must not exceed Vcc + 0.3V.
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. V
TERM
must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns
maximum, and is limited to < 20mA for the period of V
TERM
> Vcc + 0.3V.
Capacitance
(1)
Symbol
C
IN
C
OUT
Parameter
Input Capacitance
(T
A
= +25°C, f = 1.0MHz)
Conditions
(2)
V
IN
= 3dV
V
OUT
= 3dV
Max.
9
10
Unit
pF
pF
4853 tbl 05
Output Capacitance
Maximum Operating Temperature
and Supply Voltage
Grade
Commercial
Industrial
Ambient
Temperature
(1)
0
O
C to +70
O
C
-40
O
C to +85
O
C
GND
0V
0V
Vcc
3.3V
+
0.3V
3.3V
+
0.3V
4853 tbl 03
NOTES:
1. This parameter is determined by device characterization but is not produc-
tion tested.
2. 3dV represents the interpolated capacitance when the input and output signals
switch from 0V to 3V or from 3V to 0V.
NOTE:
1. This is the parameter T
A
. This is the "instant on" case temperature.
3
IDT70V19L
High-Speed 3.3V 128K x 9 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Truth Table I – Chip Enable
(1,2)
CE
CE
0
V
IL
L
< 0.2V
V
IH
H
X
>V
CC
-0.2V
X
(3)
CE
1
Mode
Port Selected (TTL Active)
Port Selected (CMOS Active)
Port Deselected (TTL Inactive)
Port Deselected (TTL Inactive)
Port Deselected (CMOS Inactive)
Port Deselected (CMOS Inactive)
4853 tbl 06
V
IH
>V
CC
-0.2V
X
V
IL
X
(3)
<0.2V
NOTES:
1. Chip Enable references are shown above with the actual
CE
0
and CE
1
levels;
CE
is a reference only.
2. 'H' = V
IH
and 'L' = V
IL
.
3. CMOS standby requires 'X' to be either < 0.2V or >V
CC
-0.2V.
Truth Table II – Non-Contention Read/Write Control
Inputs
(1)
CE
(2)
H
L
L
X
R/W
X
L
H
X
OE
X
X
L
H
SEM
H
H
H
X
Outputs
I/O
0-8
High-Z
DATA
IN
DATA
OUT
High-Z
Deselected: Power-Down
Write to Memory
Read Memory
Outputs Disabled
4853 tbl 07
Mode
NOTES:
1. A
0L
— A
16L
A
0R
— A
16R
2. Refer to Truth Table I - Chip Enable.
Truth Table III – Semaphore Read/Write Control
(1)
Inputs
CE
(2)
H
H
L
R/W
H
X
OE
L
X
X
SEM
L
L
L
Outputs
I/O
0-8
DATA
OUT
DATA
IN
______
Mode
Read Semaphore Flag Data Out
Write I/O
0
into Semaphore Flag
Not Allowed
4853 tbl 08
NOTES:
1. There are eight semaphore flags written to I/O
0
and read from all the I/Os (I/O
0
-I/O
8
). These eight semaphore flags are addressed by A
0
-A
2
.
2. Refer to Truth Table I -
Chip Enable
.
4
IDT70V19L
High-Speed 3.3V 128K x 9 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(V
CC
= 3.3V ± 0.3V)
70V19L
Symbol
|I
LI
|
|I
LO
|
V
OL
V
OH
Parameter
Input Leakage Current
(1)
Output Leakage Current
Output Low Voltage
Output High Voltage
Test Conditions
V
CC
= 3.6V, V
IN
= 0V to V
CC
CE
(2)
= V
IH
, V
OUT
= 0V to V
CC
I
OL
= +4mA
I
OH
= -4mA
Min.
___
Max.
5
5
0.4
___
Unit
µA
µA
V
V
4853 tbl 09
___
___
2.4
NOTES:
1. At Vcc
<
2.0V, input leakages are undefined.
2. Refer to Truth Table I -
Chip Enable.
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(5)
(V
CC
= 3.3V ± 0.3V)
70V19L15
Com'l Only
Symbol
I
CC
Parameter
Dynamic Operating
Current
(Both Ports Active)
Standby Current
(Both Ports - TTL Level
Inputs)
Standby Current
(One Port - TTL Level
Inputs)
Full Standby Current
(Both Ports - All CMOS
Level Inputs)
Full Standby Current
(One Port - All CMOS
Level Inputs)
Test Condition
CE
= V
IL
, Outputs Disabled
SEM
= V
IH
f = f
MAX
(2)
CE
L
=
CE
R
= V
IH
SEM
R
=
SEM
L
= V
IH
f = f
MAX
(2)
CE
"A"
= V
IL
and
CE
"B"
= V
IH
(4)
Active Port Outputs Disabled,
f=f
MAX
(2)
,
SEM
R
=
SEM
L
= V
IH
Both Ports
CE
L
and
CE
R
> V
CC
- 0.2V,
V
IN
> V
CC
- 0.2V or V
IN
< 0.2V, f = 0
(3)
SEM
R
=
SEM
L
> V
CC
- 0.2V
CE
"A"
< 0.2V and
CE
"B"
> V
CC
- 0.2V
(4)
,
SEM
R
=
SEM
L
> V
CC
- 0.2V,
V
IN
> V
CC
- 0.2V or V
IN
< 0.2V,
Active Port Outp uts Disabled , f = f
MAX
(2)
Version
COM'L
IND
COM'L
IND
COM'L
IND
COM'L
IND
COM'L
IND
L
L
L
L
L
L
L
L
L
L
Typ.
(1)
145
---
40
---
100
---
0.2
---
95
---
Max.
235
---
70
---
155
---
3.0
---
150
---
70V19L20
Com'l
& Ind
Typ.
(1)
135
135
35
35
90
90
0.2
0.2
90
90
Max.
205
220
55
65
140
150
3.0
3.0
135
145
4853 tbl 10
Unit
mA
I
SB1
mA
I
SB2
mA
I
SB3
mA
I
SB4
mA
NOTES:
1. V
CC
= 3.3V, T
A
= +25°C, and are not production tested. I
CCDC
= 90mA (Typ.)
2. At f = f
MAX
,
address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t
RC,
and using “AC Test Conditions" of input levels of GND
to 3V.
3. f = 0 means no address or control lines change.
4. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
5. Refer to Truth Table I - Chip Enable.
5

IDT70V19L15PF9 Related Products

IDT70V19L15PF9 IDT70V19L15PFG IDT70V19L20PFG IDT70V19L20PFGI IDT70V19L20PF9
Description Dual-Port SRAM, 128KX9, 15ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 Dual-Port SRAM, 128KX9, 15ns, CMOS, PQFP100, TQFP-100 Dual-Port SRAM, 128KX9, 20ns, CMOS, PQFP100, TQFP-100 Dual-Port SRAM, 128KX9, 20ns, CMOS, PQFP100, TQFP-100 Dual-Port SRAM, 128KX9, 20ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Is it lead-free? Contains lead Lead free Lead free Lead free Contains lead
Is it Rohs certified? incompatible conform to conform to conform to incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP QFP QFP QFP
package instruction 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 TQFP-100 TQFP-100 TQFP-100 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
Contacts 100 100 100 100 100
Reach Compliance Code not_compliant compliant compliant compliant not_compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 15 ns 15 ns 20 ns 20 ns 20 ns
JESD-30 code S-PQFP-G100 S-PQFP-G100 S-PQFP-G100 S-PQFP-G100 S-PQFP-G100
JESD-609 code e0 e3 e3 e3 e0
length 14 mm 14 mm 14 mm 14 mm 14 mm
memory density 1179648 bit 1179648 bit 1179648 bit 1179648 bit 1179648 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 9 9 9 9 9
Humidity sensitivity level 3 3 3 3 3
Number of functions 1 1 1 1 1
Number of terminals 100 100 100 100 100
word count 131072 words 131072 words 131072 words 131072 words 131072 words
character code 128000 128000 128000 128000 128000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 85 °C 70 °C
organize 128KX9 128KX9 128KX9 128KX9 128KX9
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP LFQFP LFQFP LFQFP
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 240 260 260 260 240
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.6 mm 1.6 mm 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL
Terminal surface TIN LEAD MATTE TIN MATTE TIN MATTE TIN TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location QUAD QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 20 30 30 30 20
width 14 mm 14 mm 14 mm 14 mm 14 mm
When simulating in Keill, sometimes the calculated values are wrong. I have been struggling for a long time. Please help me
code unsigned int adc[]={228,221,213,204,194,183,172,160,147,135,122,110,99,88,78,69,61,54,48,42,38,33,29,26,23,20,18,16,14,13,11 };code unsigned int tem[]={0,5,10,15,20,25,30,35,40,45,50,55,60,65,70,...
林发扬 51mcu
Can you please tell me how to use the AMS 1117 5.0 voltage regulator chip?
I want to use the AMS1117 5.0 voltage regulator chip to convert 12V voltage to 5V voltage, and then use the obtained 5V voltage directly to drive the air pump of the air pump with a rated voltage of 6...
王小明A Power technology
Any suggestions for learning to develop a zigbee smart home?
I am a beginner in zigbee and want to develop a smart home. I followed the homeautomation profile of zigbee and looked at some Home Automation programs in Zstack. It was a light and a control switch. ...
freebird_sp RF/Wirelessly
MSP430F21x2 SPI Help
The MCU can read the data of ADI chip from SPI during IAR simulation, but the MISO signal in SPI is always high after external power-on. // MSP430F21x2// -----------------// /|\| XIN|-// | | |// -----...
glasshart Microcontroller MCU
Post some key points of Qtopia programming
I'm working on the interface display of Linux + QTE on the ARM platform recently. Since there are almost no people working on this, it's quite difficult to learn Qt. Here is an analysis of some of the...
carla Embedded System
Why can't I enter the rtcc alarm interrupt? What's the reason?
#pragma interrupt InterruptHandlerHighvoid InterruptHandlerHigh (void) {PIR3bits.RTCCIF=0;read(); }#pragma code high_vector =0x0008 void InterruptVectorHigh (void) {_asmGOTO InterruptHandlerHigh_endas...
zhuanxing Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 311  466  222  1986  750  7  10  5  40  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号