UPD4482181 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > UPD4482181

Preview

UPD4482181: Description8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION; File Size342KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4482181 Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482161, 4482181, 4482321, 4482361

8M-BIT CMOS SYNCHRONOUS FAST SRAM

FLOW THROUGH OPERATION

Description

The

PD4482161 is a 524,288-word by 16-bit, the

PD4482181 is a 524,288-word by 18-bit, the

PD4482321 is a

262,144-word by 32-bit and the

PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with

advanced CMOS technology using Full-CMOS six-transistor memory cell.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD4482321,

PD4482361)

/BW1, /BW2, /BWE (

PD4482161,

PD4482181)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14521EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2000

Recommended Resources

Micropower low dropout adjustable integrated voltage regulator application circuit 06

Using trigger touch switch circuit

Fluorescent lamp circuit using discarded fluorescent tubes

CNC display stabilized power supply circuit diagram a

Toshiba F3SS movement protection circuit

Small wireless calling system (BA1401/TDA7010T)

Rohde & Schwarz and Samsung demonstrate world's first LTE-Advanced uplink carrier aggregation: [align=left][color=rgb(123, 125, 114)][font=Arial, sans-serif][font=宋体][size=3]The R&S CMW500 tester from Rohde & Schwarz has once again demonstrated its extraordinary wireless testing capabilities to...; phantom7 RF/Wirelessly

Summary of various warning handling: The first warning: Following 4 pins have nothing, GND, or VCC driving data in port -- changes to this connectivity may change fitting results Reason: Pin 4 is empty or grounded or connected to power M...; eeleader FPGA/CPLD

[Transfer] Building an FTP server under Linux: [color=#000][font=Arial]****************FTP file description*********************[/font][/color] [color=#000][font=Arial]The FTP server software package is vsftpd-2.3.4-1.fc14.i686.rpm[/font][/color] ...; azhiking Linux and Android

CCS6 breakpoint does not stop: I am a novice, using CCS6.1 for development, chip TMS570, entering debug, after system reset, the code will not stop at the breakpoint, please tell me what is the reason? The breakpoint is set only af...; chenxi_2015 Microcontroller MCU

NIOS Peripheral IP User Manual: Introduces the use and software operation of various peripherals in the NIOS soft core...; wstt FPGA/CPLD

TI C6678 CPPI (Multicore Navigator) Questions: How do the two coprocessors PDSP, two timers and queue manager communicate with each other in the QMSS module? Or what are the similar materials? I hope someone can give me some advice. I need to buil...; 似水如烟 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components