UPD4482162GF-A44 datasheet, PDF

Datasheet> All Categories > UPD4482162GF-A44

Preview

UPD4482162GF-A44: Description8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT; File Size392KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4482162GF-A44 Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482162, 4482182, 4482322, 4482362

8M-BIT CMOS SYNCHRONOUS FAST SRAM

PIPELINED OPERATION

SINGLE CYCLE DESELECT

Description

The

PD4482162 is a 524,288-word by 16-bit, the

PD4482182 is a 524,288-word by 18-bit,

PD4482322 is a 262,144-

word by 32-bit and the

PD4482362 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS

technology using Full-CMOS six-transistor memory cell.

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 integrates unique synchronous peripheral circuitry, 2-

bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD4482162,

PD4482182,

PD4482322 and

PD4482362 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A44, -A50, -A60, -C60)

−40

+85 °C

(-A44Y, -A50Y, -A60Y, -C60Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for pipelined operation

•

Single-Cycle deselect timing

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 2.8 ns (225 MHz), 3.1 ns (200 MHz), 3.5 ns (167 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD4482322,

PD4482362)

/BW1, /BW2, /BWE (

PD4482162,

PD4482182)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14522EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2000

Recommended Resources

KJZ6 type three-phase fully controlled bridge trigger control circuit

Polarity inverting regulator circuit diagram composed of LT1054

AAT3680 typical application diagram (charging circuit)

Use small electric beads to identify the head and tail of the motor winding

Computer motherboard circuit diagram 810 4_28

Computer motherboard circuit diagram 830_22

MSP430F5438 wake-up problem through serial port reception under low power consumption: What is the reason that the serial port receive wake-up does not work? Is there something wrong with my initialization function? Please give me some advice. There seems to be no difference between the...; fish001 Microcontroller MCU

[TI's first low-power design competition] Bluetooth remote control socket design with measurement function: I originally wanted to make a Bluetooth speaker, but later changed the plan for various reasons. [/size][/color][/p][p=25, null, left][color=#000][size=14px]There are two methods for electronic switch...; fengzhidianzi Microcontroller MCU

View Munich from the company: Toshiba online exhibition is launched!: The annual Munich Electronics Show has begun again (March 17-19, Shanghai New International Expo Center). I believe that many friends in the forum have already rushed to the scene. However, considerin...; EEWORLD社区 Integrated technical exchanges

[AN-746 Application Note] Supporting FDDI with the ADN2812: Introduction: The ADN2812 continuous rate clock and data recovery (CDR) device supports all NRZ and NRZI random data patterns between 12.3Mbps and 2.7Gbps, and is protocol independent....; EEWORLD社区 ADI Reference Circuit

Resonance peak in source filter?: Can any experts here tell me what the resonance peak in active filtering means? Why, if the quality factor is too large, the resonance peak will be too large and need to be reduced. Is there a definit...; tdnx611g Analog electronics

P87LPC76x I2C Slave Programming Specifications: This article gives a concise I2C software specification and an ASM demonstration program that only supports the slave. This article is a supplement to the application note AN464 Using the P87LPC76X as...; rain Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components