EEWORLDEEWORLDEEWORLD

Part Number

Search

BFX80DCSM

Description
Small Signal Bipolar Transistor, 0.2A I(C), 60V V(BR)CEO, 2-Element, NPN and PNP, Silicon, MO-041BB, HERMETIC SEALED, CERAMIC, LCC2-6
CategoryDiscrete semiconductor    The transistor   
File Size11KB,1 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Environmental Compliance
Download Datasheet Parametric View All

BFX80DCSM Overview

Small Signal Bipolar Transistor, 0.2A I(C), 60V V(BR)CEO, 2-Element, NPN and PNP, Silicon, MO-041BB, HERMETIC SEALED, CERAMIC, LCC2-6

BFX80DCSM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTT Electronics plc
package instructionHERMETIC SEALED, CERAMIC, LCC2-6
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum collector current (IC)0.2 A
Collector-emitter maximum voltage60 V
ConfigurationSEPARATE, 2 ELEMENTS
Minimum DC current gain (hFE)160
JEDEC-95 codeMO-041BB
JESD-30 codeR-CDSO-N6
Number of components2
Number of terminals6
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeNPN AND PNP
Certification statusNot Qualified
surface mountYES
Terminal formNO LEAD
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
Nominal transition frequency (fT)40 MHz
BFX80DCSM
Dimensions in mm (inches).
2.29 ± 0.20
(0.09 ± 0.008)
1.65 ± 0.13
(0.065 ± 0.005)
1.40 ± 0.15
(0.055 ± 0.006)
0.64 ± 0.06
(0.025 ± 0.003)
Dual Bipolar N/P Devices in a
hermetically sealed
LCC2 Ceramic Surface Mount
Package for High Reliability
Applications
4.32 ± 0.13
(0.170 ± 0.005)
2.54 ± 0.13
(0.10 ± 0.005)
2
1
A
3
4
5
Dual Bipolar N/P Devices.
V
CEO
= 60V
I
C
= 0.2A
All Semelab hermetically sealed products can
be processed in accordance with the
requirements of BS, CECC and JAN, JANTX,
JANTXV and JANS specifications.
6
0.23 rad.
(0.009)
A = 1.27 ± 0.13
(0.05 ± 0.005)
6.22 ± 0.13
(0.245 ± 0.005)
LCC2 (MO-041BB)
Pinouts
Pin 1 – Collector 1
Pin 2 – Base 1
Pin 3 – Base 2
Pin 4 – Collector 2
Pin 5 – Emitter 2
Pin 6 – Emitter 1
Parameter
V
CEO
*
I
C(CONT)
h
FE
f
t
P
D
Test Conditions
Min.
Typ.
Max.
60
0.2
Units
V
A
-
@ 5/0.1 (V
CE
/ I
C
)
160
40M
0.4
Hz
W
* Maximum Working Voltage
This is a shortform datasheet. For a full datasheet please contact
sales@semelab.co.uk.
Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed
to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.
Semelab plc.
Telephone +44(0)1455 556565. Fax +44(0)1455 552612.
E-mail:
sales@semelab.co.uk
Website:
http://www.semelab.co.uk
Generated
2-Aug-02
vsim-3812 Design is being optimized... Type mismatch for port
Development environment: ise 10.1 and modelsim 6.5se check syntax can be passed, and the following error occurs when simulating the project with modelsim: # vsim -lib work -t 1ps p46_example_4_2_tbw #...
innerpeace FPGA/CPLD
The Fluke Pocket Multimeter has arrived. Has everyone participated in the data update activity?
[font=微软雅黑] Have you all participated in the [url=https://bbs.eeworld.com.cn/thread-438798-1-1.html][b]Update your personal information to win surprise gifts[/b][/url] event? There are only 14 days le...
eric_wang Talking
Introduction to Digital Systems (Classic American Study Guide Series)
[b]Introduction[/b]: [b]Contents:[/b] This book is a tutorial for digital circuits. It mainly introduces some practical design methods that can effectively solve digital circuit problems. The book has...
tiankai001 MCU
Urgent, need help with my graduation project. DM6446, SDRAM, data verification failed when loading program
I am in a hurry to finish my graduation project. Please give me some advice. Thank you very much. DM6446, only using DSP. In cmd file, each segment is defined in SDRAM. There is no error in compilatio...
txdaaron DSP and ARM Processors
Some issues with fpga_IO port pins
Hello everyone, I would like to ask if it is possible to bring out all the IO pins in the fpga chip for other functions. Some of these pins have been used with sdram for other purposes. I don't know i...
xuhongming FPGA/CPLD
Design of a Universal Signal Processing Platform Based on VxWorks Technology
In the fields of sonar, radar, image and voice, it is often necessary to process massive data in parallel and in real time. Except for the differences in signal content, form and processing algorithm,...
黑衣人 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1452  781  456  2856  2345  30  16  10  58  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号