UPD4481321GF-C75 datasheet, PDF

Datasheet> All Categories > UPD4481321GF-C75

Preview

UPD4481321GF-C75: Description8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION; File Size291KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4481321GF-C75 Overview

8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481161, 4481181, 4481321, 4481361

8M-BIT ZEROSB

SRAM

FLOW THROUGH OPERATION

Description

The

PD4481161 is a 524,288-word by 16-bit, the

PD4481181 is a 524,288-word by 18-bit, the

PD4481321 is a

262,144-word by 32-bit and the

PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State

(“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes

normal operation.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are packaged in 100-pin PLASTIC LQFP with a

1.4 mm package thickness for high density and low capacitive loading.

Features

•

Low voltage core supply : V

= 3.3 ± 0.165 V (-A65, -A75, -A85, -A65Y, -A75Y, -A85Y)

= 2.5 ± 0.125 V (-C75, -C85, -C75Y, -C85Y)

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

100 percent bus utilization

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3V or 2.5V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4 (

PD4481321 and

PD4481361)

/BW1 and /BW2 (

PD4481161 and

PD4481181)

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15561EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2001

Recommended Resources

Lithium battery fast charger circuit diagram design

Soil drying alarm circuit

Power amplifier voltage amplification circuit

Voltage regulator circuit diagram to expand output voltage range b

Voltage Reference Extended Current Circuit

Computer motherboard circuit diagram 815 2_07

MSP430F5438 wake-up problem through serial port reception under low power consumption: What is the reason that the serial port receive wake-up does not work? Is there something wrong with my initialization function? Please give me some advice. There seems to be no difference between the...; fish001 Microcontroller MCU

[TI's first low-power design competition] Bluetooth remote control socket design with measurement function: I originally wanted to make a Bluetooth speaker, but later changed the plan for various reasons. [/size][/color][/p][p=25, null, left][color=#000][size=14px]There are two methods for electronic switch...; fengzhidianzi Microcontroller MCU

View Munich from the company: Toshiba online exhibition is launched!: The annual Munich Electronics Show has begun again (March 17-19, Shanghai New International Expo Center). I believe that many friends in the forum have already rushed to the scene. However, considerin...; EEWORLD社区 Integrated technical exchanges

[AN-746 Application Note] Supporting FDDI with the ADN2812: Introduction: The ADN2812 continuous rate clock and data recovery (CDR) device supports all NRZ and NRZI random data patterns between 12.3Mbps and 2.7Gbps, and is protocol independent....; EEWORLD社区 ADI Reference Circuit

Resonance peak in source filter?: Can any experts here tell me what the resonance peak in active filtering means? Why, if the quality factor is too large, the resonance peak will be too large and need to be reduced. Is there a definit...; tdnx611g Analog electronics

P87LPC76x I2C Slave Programming Specifications: This article gives a concise I2C software specification and an ASM demonstration program that only supports the slave. This article is a supplement to the application note AN464 Using the P87LPC76X as...; rain Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components