EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71T75802S133BQ

Description
ZBT SRAM, 1MX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
Categorystorage    storage   
File Size462KB,25 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT71T75802S133BQ Overview

ZBT SRAM, 1MX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165

IDT71T75802S133BQ Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionTBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time4.2 ns
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density18874368 bit
Memory IC TypeZBT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX18
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
width13 mm
512K x 36, 1M x 18
2.5V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs
x
x
Advance
Information
IDT71T75602
IDT71T75802
Features
512K x 36, 1M x 18 memory configurations
Supports high performance system speed - 166 MHz
(3.5 ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
2.5V power supply (±5%)
2.5V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and a 165 fine
pitch ball grid array (fBGA).
Description
The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit
(18 Megabit) synchronous SRAMs. They are designed to eliminate dead
bus cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or Zero
Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be it
read or write.
The IDT71T75602/802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable
CEN
pin allows operation of the IDT71T75602/802
to be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three is not
asserted when ADV/LD is low, no new memory operation can be initiated.
x
x
x
x
x
x
x
x
x
x
x
Pin Description Summary
A
0
-A
19
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
TMS
TDI
TCK
TDO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Input
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
N/A
N/A
N/A
N/A
Synchronous
Synchronous
Static
Static
5313 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
MAY 2000
DSC-5313/00
1
©2000 Integrated Device Technology, Inc.

IDT71T75802S133BQ Related Products

IDT71T75802S133BQ IDT71T75602S150BQ IDT71T75602S100BQ IDT71T75602S166BQ IDT71T75802S150BQ IDT71T75802S100BQ IDT71T75602S133BQ
Description ZBT SRAM, 1MX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 512KX36, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 512KX36, 5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 512KX36, 3.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 1MX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 1MX18, 5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165 ZBT SRAM, 512KX36, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code BGA BGA BGA BGA BGA BGA BGA
package instruction TBGA, TBGA, TBGA, TBGA, TBGA, TBGA, TBGA,
Contacts 165 165 165 165 165 165 165
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 4.2 ns 3.8 ns 5 ns 3.5 ns 3.8 ns 5 ns 4.2 ns
JESD-30 code R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165
JESD-609 code e0 e0 e0 e0 e0 e0 e0
length 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm
memory density 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit
Memory IC Type ZBT SRAM ZBT SRAM ZBT SRAM ZBT SRAM ZBT SRAM ZBT SRAM ZBT SRAM
memory width 18 36 36 36 18 18 36
Humidity sensitivity level 3 3 3 3 3 3 3
Number of functions 1 1 1 1 1 1 1
Number of terminals 165 165 165 165 165 165 165
word count 1048576 words 524288 words 524288 words 524288 words 1048576 words 1048576 words 524288 words
character code 1000000 512000 512000 512000 1000000 1000000 512000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 1MX18 512KX36 512KX36 512KX36 1MX18 1MX18 512KX36
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TBGA TBGA TBGA TBGA TBGA TBGA TBGA
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE GRID ARRAY, THIN PROFILE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 225 225 225 225 225
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form BALL BALL BALL BALL BALL BALL BALL
Terminal pitch 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature 20 20 20 20 20 20 20
width 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm
Maker IDT (Integrated Device Technology) - - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Ask for help with the 6410 camera driver and application
A beginner asks for advice: I want to respond to interrupts in my application to obtain image data collected by the camera. According to the camera driver of SMDK6410, I did the following in its funct...
wangwennan Embedded System
Why can’t ping be connected?
Q: The board is configured with an IP that is in the same network segment as the computer's IP, so why can't I ping it? A: First burn QT, test all the functions of the board, and confirm that the oper...
明远智睿Lan Analog electronics
Where is the “hotness” of LED?
Where is the “hotness” of LED?...
雪山飞狐 LED Zone
MBed is getting a new member
[i=s]This post was last edited by dcexpert on 2015-1-15 09:29[/i] Yesterday, I saw something new added to the Platform section of the MBed website: [b][size=5]mbed K20DX128 BOOTLOADER[/size][/b] [alig...
dcexpert MCU
Application of reverse thinking mode in FPGA design
[align=left]For IT-related practitioners, reading other people's code is an indispensable ordeal. During the learning stage, we often need to read other people's code from books to learn valuable expe...
guyu_1 FPGA/CPLD
What does %%f mean in batch processing?
I saw %%f in a batch file. I looked it up and it means %f, but I couldn't find out what %f means. . There is also a sentence like this: set progs=!progs! How do you understand this? Is anyone familiar...
yanandren TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 545  2117  911  2417  2717  11  43  19  49  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号