EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD4481182GF-A50

Description
8M-BIT ZEROSB SRAM PIPELINED OPERATION
File Size342KB,28 Pages
ManufacturerNEC ( Renesas )
Websitehttps://www2.renesas.cn/zh-cn/
Download Datasheet View All

UPD4481182GF-A50 Overview

8M-BIT ZEROSB SRAM PIPELINED OPERATION

DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD4481162, 4481182, 4481322, 4481362
8M-BIT ZEROSB
TM
SRAM
PIPELINED OPERATION
Description
The
µ
PD4481162 is a 524,288-word by 16-bit, the
µ
PD4481182 is a 524,288-word by 18-bit, the
µ
PD4481322 is a
262,144-word by 32-bit and the
µ
PD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are optimized to eliminate dead cycles for read to
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the
single clock input (CLK).
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are suitable for applications which require
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).
In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal
operation.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness for high density and low capacitive loading.
Features
Low voltage core supply : V
DD
= 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)
V
DD
= 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)
Synchronous operation
Operating temperature : T
A
= 0 to 70
°C
(-A44, -A50, -A60, -A75, -C60, -C75)
T
A
=
−40
to
+85 °C
(-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)
100 percent bus utilization
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for pipelined operation
All registers triggered off positive clock edge
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4 (
µ
PD4481322 and
µ
PD4481362)
/BW1 and /BW2 (
µ
PD4481162 and
µ
PD4481182)
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M15562EJ3V0DS00 (3rd edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2001
Take a look at the teacher's IIC program
First write the teacher's program here and study it slowly.#include string.h#include "..\inc\44b.h"#include "..\inc\44blib.h"#include "..\inc\iic.h"volatile int f_nGetACK; //Get interrupt response fla...
longbiao831 ARM Technology
The problem that has troubled me for a long time~~~Fixed and scattered
Suppose I now have a microcontroller based on the Arm core, and I have a development platform based on this microcontroller. Now I want to add a multimedia chip (such as SMIC 968 or a simpler chip) to...
yuanyxy Embedded System
The event has already started before the Qingming Festival
Today is a working day for office workers, but it is raining today. There are so many people on the road. I left home at 6:30, but it was already 9 o'clock when I arrived at the office. I was so worri...
liuceone Talking
[Recommendation][Development Tools] Windows CE / ARM system development tool - Xarm
Windows CE / ARM system development tool - Xarm Xarm is a development tool launched by the Blitz Force team to promote Windows CE / ARM technology and celebrate the 60th anniversary of Israel's indepe...
ap0405326 ARM Technology
Unit circuit diagram recognition method
A unit circuit refers to a controller circuit at a certain level, or an amplifier circuit at a certain level, or an oscillator circuit, a frequency converter circuit, etc. It is the smallest circuit u...
lhy FPGA/CPLD
How to expand the data memory of ATmega16A microcontroller? Please give me some advice!
ATmega16A only has 1k SRAM. I need at least 8k to collect a lot of data, but I don't want to change the chip, so I plan to expand the memory. How can I do it? Since SPI needs to connect to the sensor,...
longhui520 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 730  822  1836  2212  947  15  17  37  45  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号