UPD4481161GF-A65 datasheet, PDF

Datasheet> All Categories > UPD4481161GF-A65

Preview

UPD4481161GF-A65: Description8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION; File Size291KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4481161GF-A65 Overview

8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481161, 4481181, 4481321, 4481361

8M-BIT ZEROSB

SRAM

FLOW THROUGH OPERATION

Description

The

PD4481161 is a 524,288-word by 16-bit, the

PD4481181 is a 524,288-word by 18-bit, the

PD4481321 is a

262,144-word by 32-bit and the

PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State

(“Sleep”). In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes

normal operation.

The

PD4481161,

PD4481181,

PD4481321 and

PD4481361 are packaged in 100-pin PLASTIC LQFP with a

1.4 mm package thickness for high density and low capacitive loading.

Features

•

Low voltage core supply : V

= 3.3 ± 0.165 V (-A65, -A75, -A85, -A65Y, -A75Y, -A85Y)

= 2.5 ± 0.125 V (-C75, -C85, -C75Y, -C85Y)

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

100 percent bus utilization

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3V or 2.5V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4 (

PD4481321 and

PD4481361)

/BW1 and /BW2 (

PD4481161 and

PD4481181)

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15561EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2001

Recommended Resources

NE5532 designed HIFI headphone amplifier circuit diagram

Delay doorbell circuit

Wind energy battery charger circuit

9V nickel-cadmium battery charging circuit diagram

180-224kHz carrier frequency generator circuit

Computer motherboard circuit diagram 815 4_25

Ask a question about C: a | (b << 8) where a and b are both 8-bit types. Assuming a is 1 and b is 1, what is the result?...; 多片机 DSP and ARM Processors

Looking for hardware personnel who can develop USB drivers and simple hardware: Everyone, I am working on a project and need your participation if you have experience: (1) USB driver development. (2) Ordinary telephone hardware. (3) Location: Shanghai. Experience is required. Sal...; hupl Embedded System

Some information about solar cells (sorted): First, publish some papers. The list of papers is as follows: Research progress of RTP silicon solar cells. CAJ Research on nanometer anti-reflection film for single crystal silicon solar cells. CAJ R...; icfb Power technology

Meteor lamp designed by single chip microcomputer: A meteor lamp made of STC12C2052 (a shortened version of AT89C52). The original diagram and PCB are inside. I have made and debugged this circuit before. OK, if you want to make it, you can send me a ...; 弓虽强008 51mcu

51 Enhanced Board: [size=4]I have a stc12c5a60s2 enhanced 51 microcontroller, the data shows that it is 1T, and the timer can be set to 12T or 1T. Now I have a question, does this microcontroller always run at 1T? I hav...; 麻滴滴 51mcu

How to implement ZigBee sleep and wakeup: CC2530 has 3 sleep modes. PM2 mode is more power-saving and can be awakened by time. PM3 mode is the most power-saving but can only be awakened by external interrupts.1. After the sensor in sensordemo...; wateras1 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components