EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-SR-27.0M-20E1EC

Description
Series - Fundamental Quartz Crystal, 27MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-SR-27.0M-20E1EC Overview

Series - Fundamental Quartz Crystal, 27MHz Nom, ROHS COMPLIANT PACKAGE-2

LP24-SR-27.0M-20E1EC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level1000 µW
frequency stability0.0015%
frequency tolerance20 ppm
JESD-609 codee3
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency27 MHz
Maximum operating temperature50 °C
Minimum operating temperature-10 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance40 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
How come no one rents development boards?
Why is there no one renting development boards? I have too many boards and I don't want to give them away. I can't play with them for a while. Is it better to rent them out?...
cl17726 Buy&Sell
Driver porting issues
I have recently been studying Zhou Ligong's GPIO driver for the 2440 board. However, this program is based on 5.0, and I am using 6.0. When I download the application to the board, it always prompts t...
myq412 Embedded System
Newbie asks about PB5 simulator
I have just started my career in wince and plan to run an emulator on PB5 for fun. I thought the configuration would be very simple, but I was confused again. The problems are as follows: 1. Compilati...
huanque1 Embedded System
Official notice on the online release of the 2009 national competition questions
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i][table=90%][tr][td][/td][/tr][tr][td][/td][/tr][tr][td][align=center][b][font=华文中宋][size=14pt]Official Notice on the Online Posting of ...
T待鸿 Electronics Design Contest
CPLD and 51 single-chip computer bus interface program
timescale 1ns/1ns module IO_KZ(Data,P27,WR,RD,ALE,CLR,OUTKEY,OUT30,CS,CS1,LEDCS,OC); inout [7:0]Data; input WR; input P27; input RD; input ALE; input CLR; input OC; input [4:0]OUTKEY; output [59:0]OUT...
aimyself FPGA/CPLD
30 practical tips for reducing noise and electromagnetic interference!
[size=4] Electronic devices are becoming more and more sensitive, which requires the devices to have stronger anti-interference capabilities. Therefore, PCB design has become more difficult. How to im...
fish001 Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2227  2348  2902  635  603  45  48  59  13  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号