EEWORLDEEWORLDEEWORLD

Part Number

Search

PI6C2305-1HLX

Description
PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8
Categorylogic    logic   
File Size576KB,9 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PI6C2305-1HLX Overview

PLL Based Clock Driver, 6C Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 0.173 INCH, TSSOP-8

PI6C2305-1HLX Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging codeSOIC
package instructionTSSOP,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
series6C
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.4 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times5
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3 mm
minfmax133 MHz
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C2305/PI6C2309
Zero-Delay Clock Buffer
Product Features
Maximum rated frequency: 133 MHz
Low cycle-to-cycle jitter
Input to output delay, less than 200ps
Internal feedback allows outputs to be synchronized
to the clock input
5V tolerant input*
Operates at 3.3V V
DD
Space-saving Packages:
150-mil SOIC (W)
173-mil TSSOP (L)
* FB_IN and CLKIN must reference the same voltage thresh-
olds for the PLL to deliver zero delay skewing
Functional Description
The PI6C230x is a PLL based, zero-delay buffer, with the ability
to distribute five outputs on PI6C2305, nine outputs on PI6C2309 of
up to 133MHz at 3.3V. All the outputs are distributed from a single
clock input CLKIN and output CLK0 performs zero delay by connect-
ing a feedback to PLL.
PI6C2309 has two banks of four outputs that can be controlled by
the selection inputs, SEL1 & SEL2. It also has a powersparing feature:
when input SEL1 is 0 and SEL2 is 1, PLL is turned off and all
outputs are referenced from CLKIN. PI6C2305 is an 8-pin version
of PI6C2309 without selection inputs. PI6C230X is available in
high drive and industrial environment versions.
An internal feedback on OUT0 is used to synchronize the outputs
to the input; the relationship between loading of this signal
and the outputs determines the input-output delay.
PI6C230X are characterized for both commercial and industrial
operation
Block Diagram: PI6C2309
OUT0
CLKIN
PLL
MUX
OUTA1
OUTA2
OUTA3
SEL1
SEL2
Decode
Logic
OUTA4
OUTB1
OUTB2
PI6C2309 (-1, -1H)
OUTB3
OUTB4
Notice:
This device is subject to import restriction. Please refer
Pin Configuration PI6C2309
CLKIN
OUTA1
OUTA2
VDD
GND
OUTB1
OUTB2
SEL2
16
1
15
2
14
3
16-Pin
13
4
W, L
12
5
11
6
10
7
9
8
OUT0
OUTA4
OUTA3
VDD
GND
OUTB4
OUTB3
SEL1
to the Import Restriction Notice under the Ordering Information
section.
Block Diagram: PI6C2305
Pin Configuration: PI6C2305
CLKIN
1
2
3
4
8
CLK0
CLK4
V
DD
CLK3
CLKIN
PLL
OUT0
OUT1
OUT2
OUT3
CLK2
CLK1
GND
8-Pin
W, L
7
6
5
PI6C2305(–1, –1H)
OUT4
1
PS8478B
10/30/01
CC2640RF Debug Interface (cJTAG)
cJTAG stands for Compact Joint Test Action Group, which is a superset of JTAG (Joint Test Action Group).IEEE1149.1 defines the JTAG standard, which was officially released in 1990. With the advancemen...
Jacktang Wireless Connectivity
The latter stage is an electric fisherman using IGBT tubes
The latter stage is an electric fisherman using IGBT tubes...
baiyni888 MCU
9G-LINUX Embedded Development Book Recommendations (with WINCE Part)
Source: My blog: [url=http://blog.163.com/yuan_xihua/blog/static/3074054420087135650488/]http://blog.163.com/yuan_xihua/blog/static/3074054420087135650488/[/url] 1. Programming language part 1, C lang...
缥缈九哥 Linux and Android
Recruiting part-time embedded Linux lecturer (Shanghai)
Recruiting embedded Linux lecturers, work location Shanghai, requirements are as follows: 1. 3 years or more of relevant work experience 2. Familiar with embedded Bootloader 3. Familiar with Linux ker...
lsbhjl Linux and Android
Project Production
I have a small project here that costs about 2,000 yuan and requires the use of Msp430. If anyone is willing to do it, please contact QQ: 1404876006...
1404876006 Recruitment
C51 User Manual
[i=s]This post was last edited by paulhyde on 2014-9-15 03:51[/i] Share it... Required downloads...
绪日东升 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1995  419  1370  2851  440  41  9  28  58  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号