XCV812E-6BGG560I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XCV812E-6BGG560I

XCV812E-6BGG560I: DescriptionField Programmable Gate Array, 4704 CLBs, 254016 Gates, 357MHz, CMOS, PBGA560, PLASTIC, BGA-560; CategoryProgrammable logic devices Programmable logic; File Size1MB，118 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

XCV812E-6BGG560I Overview

Field Programmable Gate Array, 4704 CLBs, 254016 Gates, 357MHz, CMOS, PBGA560, PLASTIC, BGA-560

XCV812E-6BGG560I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	XILINX
Parts packaging code	BGA
package instruction	LBGA,
Contacts	560
Reach Compliance Code	compliant
ECCN code	3A001.A.7.A
maximum clock frequency	357 MHz
Combined latency of CLB-Max	0.47 ns
JESD-30 code	S-PBGA-B560
JESD-609 code	e1
length	42.5 mm
Humidity sensitivity level	3
Configurable number of logic blocks	4704
Equivalent number of gates	254016
Number of terminals	560
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	4704 CLBS, 254016 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)	260
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	42.5 mm

Preview

Download Datasheet

View All

— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —

Virtex™-E 1.8 V Extended Memory

Field Programmable Gate Arrays

DS025-1 (v3.0) March 21, 2014

Production Product Specification

Features

•

Fast, Extended Block RAM, 1.8 V FPGA Family

- 560 Kb and 1,120 Kb embedded block RAM

- 130 MHz internal performance (four LUT levels)

- PCI compliant 3.3 V, 32/64-bit, 33/66-MHz

Sophisticated SelectRAM+™ Memory Hierarchy

- 294 Kb of internal configurable distributed RAM

- Up to 1,120 Kb of synchronous internal block RAM

- True Dual-Port block RAM

- Memory bandwidth up to 2.24 Tb/s (equivalent

bandwidth of over 100 RAMBUS channels)

- Designed for high-performance Interfaces to

external memories

200 MHz ZBT* SRAMs

200 Mb/s DDR SDRAMs

Highly Flexible SelectIO+™ Technology

- Supports 20 high-performance interface standards

- Up to 556 singled-ended I/Os or up to 201

differential I/O pairs for an aggregate bandwidth of

>100 Gb/s

Complete Industry-Standard Differential Signalling

Support

- LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL

- Al I/O signals can be input, output, or bi-directional

* ZBT is a trademark of Integrated Device Technology, Inc.

•

LVPECL and LVDS clock inputs for 300+ MHz

clocks

Proprietary High-Performance SelectLink™

Technology

- 80 Gb/s chip-to-chip communication link

- Support for Double Data Rate (DDR) interface

- Web-based HDL generation methodology

Eight Fully Digital Delay-Locked Loops (DLLs)

IEEE 1149.1 boundary-scan logic

Supported by Xilinx Foundation Series™ and Alliance

Series™ Development Systems

- Internet Team Design (Xilinx iTD™) tool ideal for

million-plus gate density designs

- Wide selection of PC or workstation platforms

SRAM-based In-System Configuration

- Unlimited re-programmability

Advanced Packaging Options

- 1.0 mm FG676 and FG900

- 1.27 mm BG560

0.18

μm

6-layer Metal Process with Copper

Interconnect

100% Factory Tested

Introduction

The Virtex™-E Extended Memory (Virtex-EM) family of

FPGAs is an extension of the highly successful Virtex-E

family architecture. The Virtex-EM family (devices shown in

Table 1)

includes all of the features of Virtex-E, plus addi-

tional block RAM, useful for applications such as network

switches and high-performance video graphic systems.

Xilinx developed the Virtex-EM product family to enable

customers to design systems requiring high memory band-

width, such as 160 Gb/s network switches. Unlike traditional

ASIC devices, this family also supports fast time-to-market

delivery, because the development engineering is already

completed. Just complete the design and program the

device. There is no NRE, no silicon production cycles, and no

additional delays for design re-work. In addition, designers

can update the design over a network at any time, providing

product upgrades or updates to customers even sooner.

The Virtex-EM family is the result of more than fifteen years

of FPGA design experience. Xilinx has a history of support-

ing customer applications by providing the highest level of

logic, RAM, and features available in the industry. The Vir-

tex-EM family, first FPGAs to deploy copper interconnect,

offers the performance and high memory bandwidth for

advanced system integration without the initial investment,

long development cycles, and inventory risk expected in tra-

ditional ASIC development.

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS025-1 (v3.0) March 21, 2014

Production Product Specification

www.xilinx.com

Module 1 of 4

XCV812E-6BGG560I Related Products

	XCV812E-6BGG560I	XCV812E-8BGG560C
Description	Field Programmable Gate Array, 4704 CLBs, 254016 Gates, 357MHz, CMOS, PBGA560, PLASTIC, BGA-560	Field Programmable Gate Array, 4704 CLBs, 254016 Gates, 416MHz, CMOS, PBGA560, PLASTIC, BGA-560
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	XILINX	XILINX
Parts packaging code	BGA	BGA
package instruction	LBGA,	LBGA,
Contacts	560	560
Reach Compliance Code	compliant	compliant
ECCN code	3A001.A.7.A	3A001.A.7.A
maximum clock frequency	357 MHz	416 MHz
Combined latency of CLB-Max	0.47 ns	0.4 ns
JESD-30 code	S-PBGA-B560	S-PBGA-B560
JESD-609 code	e1	e1
length	42.5 mm	42.5 mm
Humidity sensitivity level	3	3
Configurable number of logic blocks	4704	4704
Equivalent number of gates	254016	254016
Number of terminals	560	560
Maximum operating temperature	85 °C	70 °C
organize	4704 CLBS, 254016 GATES	4704 CLBS, 254016 GATES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LBGA	LBGA
Package shape	SQUARE	SQUARE
Package form	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)	260	260
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.7 mm	1.7 mm
Maximum supply voltage	1.89 V	1.89 V
Minimum supply voltage	1.71 V	1.71 V
Nominal supply voltage	1.8 V	1.8 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)	Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
Terminal form	BALL	BALL
Terminal pitch	1.27 mm	1.27 mm
Terminal location	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	30
width	42.5 mm	42.5 mm

Recommended Resources

TA7252P audio IC circuit diagram

How to connect EXB840 external circuit

Hongxin brand YK9-70Q spray type steam iron circuit diagram

Typical application circuit diagram of MAX764,765,766 b

Fully automatic charging and discharging circuit

845E computer motherboard circuit diagram_13

A flight control system simulator based on industrial computer: Abstract This paper proposes a simulator for a certain type of UAV flight control system based on industrial control computers. It describes the system's functions and structural configuration in deta...; frozenviolet Industrial Control Electronics

Good news: Beijing Netcom 4M ADSL will be launched tomorrow: On December 27, Sohu Forum revealed a big news yesterday, saying that Beijing Netcom's ADSL 4M broadband will be launched tomorrow, with a monthly fee of 258 yuan/month and an annual discount price of...; liudong2008lldd RF/Wirelessly

The minimum system version of 5438, please help me: [i=s] This post was last edited by wenzheng on 2015-1-29 16:34 [/i] This is the minimum system version of 5438A. Please help me find out the problems and make some improvements. Thank you. 12V power s...; wenzheng Microcontroller MCU

10. "Ten Thousand Miles" Raspberry Pi Car - Socket Learning (UDP Two-Machine Communication): Using the UDP transmission protocol, each transmission does not need to frequently establish and disconnect connections, the transmission speed is also faster, and the actual measured transmission dat...; lb8820265 Creative Market

Problems encountered when opening PCB with ad16: I have just installed ad16. When I open the board that was previously drawn with ad10, when I put the mouse on a random network, the network should be highlighted, but there is no response here. I don...; zhandizhandi PCB Design

Cascade BUCK, have you ever used it?: Among the step-down non-isolated DC/DC converters, the BUCK circuit is the most widely used. It has many advantages: high efficiency, simple circuit, superior performance, etc. However, it does not pe...; dontium Integrated technical exchanges

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components