EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD44165364F5-E40-EQ1

Description
QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, FBGA-165
Categorystorage    storage   
File Size269KB,32 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric Compare View All

UPD44165364F5-E40-EQ1 Overview

QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, FBGA-165

UPD44165364F5-E40-EQ1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNEC Electronics
package instruction13 X 15 MM, PLASTIC, FBGA-165
Reach Compliance Codecompliant
Maximum access time0.45 ns
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density18874368 bit
Memory IC TypeQDR SRAM
memory width36
Number of functions1
Number of terminals165
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX36
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD44165084, 44165184, 44165364
18M-BIT QDR
TM
II SRAM
4-WORD BURST OPERATION
Description
The
µ
PD44165084 is a 2,097,152-word by 8-bit, the
µ
PD44165184 is a 1,048,576-word by 18-bit and the
µ
PD44165364 is a 524,288-word by 36-bit synchronous quad data rate static RAM fabricated with advanced CMOS
technology using full CMOS six-transistor memory cell.
The
µ
PD44165084,
µ
PD44165184 and
µ
PD44165364 integrates unique synchronous peripheral circuitry and a
burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive edge of K and
/K.
These products are suitable for application which require synchronous operation, high speed, low voltage, high
density and wide bit configuration.
These products are packaged in 165-pin PLASTIC FBGA.
Features
1.8 ± 0.1 V power supply and HSTL I/O
DLL circuitry for wide output data valid window and future frequency scaling
Separate independent read and write data ports with concurrent transactions
100% bus utilization DDR READ and WRITE operation
Four-tick burst for reduced address frequency
Two input clocks (K and /K) for precise DDR timing at clock rising edges only
Two output clocks (C and /C) for precise flight time
and clock skew matching-clock and data delivered together to receiving device
Internally self-timed write control
Clock-stop capability with
µ
s restart
User programmable impedance output
Fast clock cycle time : 4.0 ns (250 MHz) , 5.0 ns (200 MHz) , 6.0 ns (167 MHz)
Simple control logic for easy depth expansion
JTAG boundary scan
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M15825EJ4V0DS00 (4th edition)
Date Published June 2003 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2001

UPD44165364F5-E40-EQ1 Related Products

UPD44165364F5-E40-EQ1 UPD44165364F5-E40-EQ1-A
Description QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, FBGA-165 QDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, FBGA-165
Is it Rohs certified? incompatible conform to
package instruction 13 X 15 MM, PLASTIC, FBGA-165 13 X 15 MM, PLASTIC, FBGA-165
Reach Compliance Code compliant compliant
Maximum access time 0.45 ns 0.45 ns
JESD-30 code R-PBGA-B165 R-PBGA-B165
JESD-609 code e0 e1
length 15 mm 15 mm
memory density 18874368 bit 18874368 bit
Memory IC Type QDR SRAM QDR SRAM
memory width 36 36
Number of functions 1 1
Number of terminals 165 165
word count 524288 words 524288 words
character code 512000 512000
Operating mode SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C
organize 512KX36 512KX36
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code BGA BGA
Package shape RECTANGULAR RECTANGULAR
Package form GRID ARRAY GRID ARRAY
Parallel/Serial PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified Not Qualified
Maximum supply voltage (Vsup) 1.9 V 1.9 V
Minimum supply voltage (Vsup) 1.7 V 1.7 V
Nominal supply voltage (Vsup) 1.8 V 1.8 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface TIN LEAD TIN SILVER COPPER
Terminal form BALL BALL
Terminal pitch 1 mm 1 mm
Terminal location BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 13 mm 13 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 947  1431  1449  2680  2000  20  29  30  54  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号