DPS128X16BA3-35I datasheet, PDF

Datasheet> All Categories > storage> storage> DPS128X16BA3-35I

DPS128X16BA3-35I: DescriptionSRAM Module, 128KX16, 35ns, CMOS, CERAMIC, MODULE, SLCC, PGA-50; Categorystorage storage; File Size576KB，10 Pages; ManufacturerB&B Electronics Manufacturing Company

Download Datasheet Parametric View All

DPS128X16BA3-35I Overview

SRAM Module, 128KX16, 35ns, CMOS, CERAMIC, MODULE, SLCC, PGA-50

DPS128X16BA3-35I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	PGA
package instruction	APGA, PGA50,5X10
Contacts	50
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	35 ns
Other features	CONFIGURABLE AS 128K X 16
Spare memory width	8
I/O type	COMMON
JESD-30 code	R-XPGA-P50
JESD-609 code	e0
length	25.146 mm
memory density	2097152 bi
Memory IC Type	SRAM MODULE
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	50
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX16
Output characteristics	3-STATE
Exportable	YES
Package body material	UNSPECIFIED
encapsulated code	APGA
Encapsulate equivalent code	PGA50,5X10
Package shape	RECTANGULAR
Package form	GRID ARRAY, PIGGYBACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	7.4676 mm
Maximum standby current	0.0008 A
Minimum standby current	2 V
Maximum slew rate	0.28 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
width	13.716 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256Kx8/128Kx16, 20 - 45ns, STACK/PGA

30A097-32

2 Megabit High Speed CMOS SRAM

DPS128X16Cn3/DPS128X16Bn3

DESCRIPTION:

The DPS128X16Cn3/DPS128X16Bn3 High Speed SRAM ‘’STACK’’

modules are a revolutionary new memory subsystem using Dense-Pac

Microsystems’ ceramic Stackable Leadless Chip Carriers (SLCC).

Available in straight leaded, ‘’J’’ leaded or gullwing leaded packages, or

mounted on a 50-pin PGA co-fired ceramic substrate. The module

packs 2-Megabits of low-power CMOS static RAM in an area as small

as 0.463 in

, while maintaining a total height as low as 0.171 inches.

The DPS128X16Cn3/DPS128X16Bn3 STACK modules contain two

individual 128K x 8 SRAMs, each packaged in a hermetically sealed

SLCC, making the modules suitable for commercial, industrial and

military applications.

The DPS128X16Bn3 has one active low Chip Enable (CE) and while the

DPS128X16Cn3 an active low Chip Enable (CE) and an active high

Select Line (SEL).

By using SLCCs, the ‘’Stack’’ family of modules offer a higher board

density of memory than available with conventional through-hole,

surface mount or hybrid techniques.

SLCC Stack

Straight Leaded

Stack

FEATURES:

•

Organizations Available: 128Kx16 or 256Kx8

Access Times: 20, 25, 30, 35, 45ns

Fully Static Operation - No clock or refresh required

Single +5V Power Supply,

10% Tolerance

TTL Compatible

Common Data Inputs and Outputs

Low Data Retention Voltage: 2.0V min.

Packages Available:

48 - Pin SLCC Stack

48 - Pin Straight Leaded Stack

48 - Pin ‘’J’’ Leaded Stack

48 - Pin Gullwing Leaded Stack

50 - Pin PGA Dense-Stack

‘’J’’ Leaded

Stack

Dense-Stack

Gullwing

Leaded Stack

30A097-32

REV. G

This document contains information on a product that is currently released

to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the

right to change products or specifications herein without prior notice.

Recommended Resources

Pressure signal conditioning circuit circuit diagram based on MAX1450

Photoresistor light controlled boost circuit

Bridge amplifier circuit, nice

Design of single-stage high power factor dimming fluorescent lamp electronic ballast

MAX834/835 circuit for monitoring other voltages

810 computer motherboard circuit diagram_34

2016 New Electronics——Body Bus and Safety Reference and Power Device Test Solutions: ...; lemonade815 Automotive Electronics

fpga design help: The system requires 8-bit parallel port access data, and then adds different offsets according to different fields, and requires the word jump time to be less than 20us. Can an expert tell me how to s...; xzts1989 FPGA/CPLD

Communication between microcontroller and PC: I use cvavr to write a program for microcontroller to communicate with PC. When compiling, I always get the error: undefined symbol 'blt' undefined symbol 'amt' undefined symbol 'cli' undefined symbol...; zdk Embedded System

I encountered a power supply circuit and asked an expert to help analyze it.: There are two things I don't understand about Figure 1: 1. The function of the N203B op amp. I measured the voltage of the N203B pin 7 to be 2.5V. I don't know how to calculate it. I have never encoun...; jennifershi Embedded System

Practical application of single chip microcomputer to control the forward and reverse rotation of stepper motor: /*This is a practical application to control the forward and reverse rotation of a stepper motor*/ /*A three-phase stepper motor driver is selected, and the p14 line is used for pulse control of the s...; rain MCU

Compiling u-boot and Linux Kernel for Cyclone V SoC: [i=s] 本帖最后由白丁于 2016-6-4 22:39 编辑 [/i][url=http://www.alterawiki.com/wiki/Compiling_u-boot_and_Linux_Kernel_for_Cyclone_V_SoC]原文地址[/url] [b][size=5]Preparing SD Card [/size] [/b]Prepare SD card using...; 白丁 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components