EEWORLDEEWORLDEEWORLD

Part Number

Search

50.0MHZCFPT-9058FS3CLF

Description
HCMOS Output Clock Oscillator, 50MHz Nom, LEAD FREE, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size62KB,4 Pages
ManufacturerC-MAC Automotive
Websitehttps://cmac.com
Environmental Compliance  
Download Datasheet Parametric View All

50.0MHZCFPT-9058FS3CLF Overview

HCMOS Output Clock Oscillator, 50MHz Nom, LEAD FREE, SMD, 6 PIN

50.0MHZCFPT-9058FS3CLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerC-MAC Automotive
Reach Compliance Codeunknown
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Ageing1 PPM/FIRST YEAR
Maximum control voltage2.65 V
Minimum control voltage0.65 V
maximum descent time8 ns
Frequency Adjustment - MechanicalNO
frequency stability1%
Manufacturer's serial numberCFPT-9058
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS
Output load15 pF
physical size14.7mm x 9.2mm x 6.2mm
longest rise time8 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
CFPT-9050 Series
ISSUE 6 ; 23 DECEMBER 2004
Recommended for New Designs
Delivery Options
Frequency Stability
Temperature: see table
Typical Supply Voltage Variation ±10% < ±0.2 ppm*
Typical Load Coefficient 15pF ±5pF < ±0.2 ppm*
Please contact our sales office for current leadtimes
Description
* Depending on frequency and output type
Frequency Adjustment
A highly versatile series of surface mountable
14.7 x 9.2 x 6.2mm temperature compensated voltage
controlled crystal oscillators (TCVCXOs) for applications
where small size and high performance are pre-
requisites. This oscillator uses C-MAC’s latest custom
ASIC "Pluto", a single chip oscillator and analogue
compensation circuit, capable of sub 0.3 ppm
performance. Its wide frequency range, operating
temperature range, drive capability, coupled with its
high stability and linear frequency pulling make it the
ideal reference oscillator. Its ability to function down to
a supply voltage of 2.4V and low power consumption
makes it particularly suitable for mobile applications
Three options with external Voltage Control applied to
pad 1:
A - Ageing adjustment: > ±5ppm (Standard Option)
B - No frequency adjustment. Initial calibration @ 25°C
< ±0.5 ppm
C - High Pulling ±10ppm to ±50ppm can be available
depending on frequency and stability options.
Please consult our sales office
Linearity
Slope
Input resistance
Modulation bandwidth
Standard control voltage ranges:
Without reference voltage
Without reference voltage
With reference voltage
< 1%
Positive
> 100kΩ
> 2kHz
Standard Frequencies
9.6, 10.0, 12.8, 19.44, 20.0, 38.88, 49.152, 51.84MHz
Waveform
SURFACE MOUNT
TCXOs
Square HCMOS 15pF load
Square ACMOS 50pF max. load
Sinewave 10kΩ // 10pF AC-coupled
,
Clipped sinewave 10kΩ // 10pF AC-coupled
,
- Vs=5.0V 2.5V±2V
- Vs=3.3V 1.65V±1V
- Vc=0V to Vref
Reference Voltage, Vref (HCMOS/ACMOS only)
Supply Voltage
Optional reference voltage output on pad 5, suitable for
potentiometer supply or DAC reference.
1. No output (standard option)
2. 2.2V, for Min. Vs>2.4V
3. 2.7V, for Min. Vs>3.0V
4. 4.2V, for Min. Vs>4.5V
Maximum load current (mA) = Vref /10
Operating range 2.4 to 6.0V, see table
Current Consumption
HCMOS Typically
1+Frequency(MHz)*Supply(V)*{Load(pF)+15}*10
-3
mA
e.g. 20MHz, 5V, 15pF
4mA
ACMOS Typically
1+Frequency(MHz)*Supply(V)*{Load(pF)+23}*10
-3
mA
Sinewave, 6 to 12 mA depending on frequency
Clipped Sinewave, Typically
1+Frequency(MHz)*1.2*{Load(pF)+30}*10
-3
mA
For manual frequency adjustment (HCMOS/ACMOS output
only) connect an external 50kΩ potentiometer between
pad 5 (Reference Voltage) and pad 3 (GND) with wiper
connected to pad 1 (Voltage Control). Please specify
reference voltage as a part of the ordering code
Note: Please contact our sales office if a reference voltage
is required in combination with sine or clipped sinewave
output
Tri-state
Package Outline
14.7 x 9.2 x 6.2mm SMD
Ageing
Pad 2 open circuit or >0.6Vs output enabled
< 0.2Vs Tri-state
When Tri-stated, the output stage is disabled for all
output options, but the oscillator and compensation
circuit are still active (current consumption <1mA)
±1ppm maximum in first year
±3ppm maximum for 10 years
±1ppm maximum after reflow
Europe Tel: +44 (0)1460 270200
Americas Tel: +1 919 941 9333
Asia
Tel: +86 755 8826 5991
Fax: +44 (0)1460 72578
Fax: +1 919 941 9371
Fax: +86 755 8826 5990
Website: www.cmac.com
[Xiao Meige FPGA Advanced Tutorial] Chapter 9 Serial Oscilloscope Download Based on Serial Port Hunter Software
[b]4. Basic Principles of DDS[/b] [color=#000][size=15px]Note: The content of this article is excerpted from the textbook "EDA Experiment and Practice" written by Zhou Ligong, pages 196-197. [/size][/...
芯航线跑堂 FPGA/CPLD
The minimum input voltage of a single-supply VI converter op amp is related to the load
[i=s]This post was last edited by 1nnocent on 2021-4-9 09:08[/i]The schematic diagram is as follows: If the input of a single-power op amp is not rail-to-rail, the op amp cannot input a signal close t...
1nnocent Analog electronics
Show the WEBENCH design process + multi-channel load power supply design solution
Designing a multi-load power supply using WEBENCH Design requirements: Design a 3-way power supply. Input range DC18V~DC26V, output 5V@2A, 3.3V@1A, [email]1.9V@0.5A[/email] three-way power supply. Amo...
ltbytyn Analogue and Mixed Signal
Analyze the internal circuit of an LED bulb
[backcolor=rgb(239, 245, 249)][size=14px]This is the internal circuit of an LED bulb I copied. I don't quite understand it. The output voltage of the bridge stack should be 310V. Why is such a small c...
House1989 Analog electronics
What are the pull-up and pull-down capabilities of a 0-10V dimmer?
What are the pull-up and pull-down capabilities of a 0-10V dimmer? I want to connect 100 dimmer power supplies in parallel. Will the dimmer's driving capacity be insufficient?...
ckf茉莉花 LED Zone
Some tips for protel
1: When laying out the board, first shrink the wiring area, hold down the right button, and see if the drawing board can be moved up, down, left, and right. If not, move it in the opposite direction u...
歹匕示申 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1470  155  1325  699  989  30  4  27  15  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号