IC 2-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, QCC60, 9 X 9 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, LLP-60, Analog to Digital Converter
| Parameter Name | Attribute value |
| Is it lead-free? | Contains lead |
| Is it Rohs certified? | incompatible |
| Maker | Texas Instruments |
| Parts packaging code | QFN |
| package instruction | HVQCCN, |
| Contacts | 60 |
| Reach Compliance Code | compliant |
| ECCN code | EAR99 |
| Factory Lead Time | 1 week |
| Maximum analog input voltage | 1.6 V |
| Minimum analog input voltage | 1.4 V |
| Maximum conversion time | 0.0125 µs |
| Converter type | ADC, PROPRIETARY METHOD |
| JESD-30 code | S-XQCC-N60 |
| JESD-609 code | e0 |
| length | 9 mm |
| Maximum linear error (EL) | 0.0366% |
| Humidity sensitivity level | 3 |
| Number of analog input channels | 2 |
| Number of digits | 12 |
| Number of functions | 1 |
| Number of terminals | 60 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| Output bit code | OFFSET BINARY, 2\'S COMPLEMENT BINARY |
| Output format | SERIAL |
| Package body material | UNSPECIFIED |
| encapsulated code | HVQCCN |
| Package shape | SQUARE |
| Package form | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE |
| Peak Reflow Temperature (Celsius) | 260 |
| Sampling rate | 80 MHz |
| Sample and hold/Track and hold | SAMPLE |
| Maximum seat height | 0.8 mm |
| Nominal supply voltage | 3 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal surface | Tin/Lead (Sn/Pb) |
| Terminal form | NO LEAD |
| Terminal pitch | 0.5 mm |
| Terminal location | QUAD |
| Maximum time at peak reflow temperature | 40 |
| width | 9 mm |
京公网安备 11010802033920号
EEWORLD
