EEWORLDEEWORLDEEWORLD

Part Number

Search

MI-B2LMY-F2

Description
DC-DC Booster Module, 1 Output, 50W, PLASTIC, MODULE-9
CategoryPower/power management    The power supply circuit   
File Size409KB,2 Pages
ManufacturerVICOR
Websitehttp://www.vicorpower.com/
Download Datasheet Parametric View All

MI-B2LMY-F2 Overview

DC-DC Booster Module, 1 Output, 50W, PLASTIC, MODULE-9

MI-B2LMY-F2 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVICOR
Parts packaging codeMODULE
package instructionPLASTIC, MODULE-9
Contacts9
Reach Compliance Codenot_compliant
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC BOOSTER MODULE
Maximum input voltage50 V
Minimum input voltage18 V
Nominal input voltage28 V
JESD-30 codeR-PDMA-P9
JESD-609 codee0
Maximum load regulation0.2%
Number of functions1
Output times1
Number of terminals9
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Maximum output voltage30.8 V
Minimum output voltage14 V
Nominal output voltage28 V
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
Temperature levelOTHER
Terminal surfaceTIN LEAD OVER COPPER
Terminal formPIN/PEG
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output50 W
Fine-tuning/adjustable outputYES
FPGA FIFO Design Tips.rar
FPGA FIFO Design Tips.rar...
zxopenljx FPGA/CPLD
Microcontroller for variable speed BLDC fan control systems
Microcontroller for variable speed BLDC fan control systems...
安_然 DSP and ARM Processors
28335 Online update program problem, flash_api code calls the erase function and the return value is 24
As the title says: My burning method is: modify the flash_api code project provided by TI according to your own needs, compile and convert it into hexadecimal machine code. Then define the relevant fl...
anyber Microcontroller MCU
Help with RS422 protocol based on Verilog
I would like to ask which expert has a program based on the RS422 protocol of Verilog. I don't have any requirements, just the simplest one will do. I am a beginner and don't understand it very well. ...
单片机菜菜 FPGA/CPLD
The first gift for the moderator
On July 22, 2008, a training course on FPGA design technology will be held in Wuxi. The content includes the use of Modelsim and some other designs, logic synthesis, etc. If you are interested in part...
洁白如煤 FPGA/CPLD
"Anti-plagiarism" software encounters "anti-anti-plagiarism" from college students
The following article is reproduced from the Chinese industry information website [b] "If only I had been born two years earlier, writing a graduation thesis is so troublesome now!" This sentence has ...
zhangkai0215 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2611  573  898  2851  169  53  12  19  58  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号