EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V67903S75BQG

Description
Cache SRAM, 512KX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
Categorystorage    storage   
File Size975KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

IDT71V67903S75BQG Overview

Cache SRAM, 512KX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165

IDT71V67903S75BQG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instruction13 X 15 MM, FBGA-165
Contacts165
Reach Compliance Codecompliant
ECCN code3A991
Maximum access time7.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeR-PBGA-B165
JESD-609 codee1
length15 mm
memory density9437184 bit
Memory IC TypeCACHE SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX18
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width13 mm
256K X 36, 512K X 18
IDT71V67703
3.3V Synchronous SRAMs
IDT71V67903
3.3V I/O, Burst Counter
Flow-Through Outputs, Single Cycle Deselect
Features
x
x
x
x
x
x
x
x
256K x 36, 512K x 18 memory configurations
Supports fast access times:
– 7.5ns up to 117MHz clock frequency
– 8.0ns up to 100MHz clock frequency
– 8.5ns up to 87MHz clock frequency
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW byte write
GW),
GW
enable (BWE and byte writes (BW
BWE),
BWx)
BWE
BW
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O supply (V
DDQ
)
Packaged in a JEDEC Standard 100-pin thin plastic quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array (fBGA).
Description
The IDT71V67703/7903 are high-speed SRAMs organized as
256K x 36/512K x 18. The IDT71V67703/7903 SRAMs contain write,
data, address and control registers. There are no registers in the data
output path (flow-through architecture). Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V67703/7903 can provide four cycles of
data for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from the
array after a clock-to-data access time delay from the rising clock edge of
the same cycle. If burst mode operation is selected (ADV=LOW), the
subsequent three cycles of output data will be available to the user on the
next three rising clock edges. The order of these three addresses are
defined by the internal burst counter and the
LBO
input pin.
The IDT71V67703/7903 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
5309 tbl 01
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V67903.
DECEMBER 2003
1
©2002 Integrated Device Technology, Inc.
DSC-5309/05
Microcontroller-controlled thermostat
Who can design a hot water thermostat controlled by a single chip microcomputer?...
zhangjunyong stm32/stm8
The last two stops of TI Spring Technical Seminar, Hefei and Chengdu are not to be missed!
In 2014, Texas Instruments (TI) is ready to launch a spring technical seminar with eight stops in South China and East China. The new series of solutions for industrial, medical, automotive, and perso...
EEWORLD社区 TI Technology Forum
Please take a look at an interesting microstrip antenna (reposted)
2-layer microstrip circuit + a radiator, as follows: First, a two-layer board, the routing is as follows (similar to a question mark): ______________ | | | | | | | | P | | ____________| | | | ^ | Feed...
JasonYoo RF/Wirelessly
Multitasking Problems
I have a question, the CPU can only execute one task, and the rest of the tasks are in other states, but when I was experimenting, other tasks with different priorities also ran together, why is this?...
殿玉箫 Embedded System
MXCHIP+The beginning of wireless life
I have posted it just now, but since the title is not in the format, I am posting it again. Please don't bother me. I just got the board today and I am excited. I hope to have a good start. I will pos...
908508455a RF/Wirelessly
Intelligent power monitoring and protection system creative progress post - system requirements for single chip microcomputer (supplement)
"Intelligent power monitoring and protection system" requirements for single-chip microcomputers Today I am thinking about a question, what kind of single-chip microcomputer can support the "intellige...
ltbytyn Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2259  2525  435  995  2777  46  51  9  21  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号